ISO9001:2015 quality management system controlled documents

TX8C101x User manual



珠海泰芯半导体有限公司 Zhuhai Taixin Semiconductor Co., Limited

保密等级	A
发行日期	2023-08-31

TX8C101x 用户手册

文件编号	TX-WI-TX8C1010-RD02
文件版本	V2.8

Revision records

Date	Version	Description	Redactor
2023-08-31	V2. 8	1, update the English name description of the company in the footer;	FWF
2023-08-30	V2. 7	1, update the logo pattern;	FWF
2023-08-21	V2. 6	1, modify the description of the ADC reference voltage;	FWF
2023-05-31	V2. 5	1, modify the description of the ADC reference voltage;	FWF
2023-05-17	V2. 4	 modify the description of GPIO low power wake-up, change to level wake-up; Move the detailed description of the wake-up register to low power management; Modify the description of the ADC's internal reference voltage; 	FWF
2023-02-03	V2. 3	1. Solve the problem of garbled code when some devices are opened to read;	HLW
2022-10-20	V2. 2	1, modify the comparator part of the functional description; 2, modify the LP_CON description;	ZJ, HLW
The 2022-8-10	V2. 1	Modify the frequency division ratio description of the ADC module.	HLW
The 2022-7-28	V2. 0	Change the model to TX8C101x, unifying the TX8C1010 and TX8C1011 series.	HLW
The 2022-7-21	V1. 13	Amend Section 1 to reduce package model number.	ZJ
The 2022-4-17	V1. 12	Fix SPI_CON register bit2 misdescription of sampling pattern.	YLC
The 2022-3-18	V1. 11	Fix the error description for bits 1 and 0 of the AIP_CON1 register.	ZJ
The 2022-3-10	V1. 10	Modify the description of the n-tube p-tube switch function of the analog comparator CON4.	YLC
The	V1.9	Modified description of analog comparator PO3 PAD	ZJ
泰心半导	14 ctor	Short circu來海康思率時本有限坚計ion. Zhuhai Taixin Semiconductor 珠海市高新区 Co., Limited	 港湾一号科创园港

珠海市高新区港湾一号科创园港 11 栋 3 楼

版权所有 侵权必究

保密等组	级			文件编号	TX-WI-TX8C1010-	-RD02		
发行日基	期	2023-08-	-31		TX8C101x 用户手册	文件版本	V2.8	
	2022-	-2-25	·			·		,
		he -2-23	V1.	8	Fixed TX8C101xS014 PIN8 pin P14 error d	escription	ZJ	
		he -2-11	V1.	7	Flash control module Add address instructions		HLW	
	2021-	-12-28	V1.	6	Change encapsulation information for SOP8		ZJ, HLW	
- -	2021-	-12-17	V1.	5	Fix SYS_CON2 bit 6 and 7 description err	or, modify	ZJ	
	2021-	-12-07	V1.	4	Add the pin diagram for the TX8C101xQF16.		HLW	
	2021-	-08-23	V1.	0	Initial version, subject to future update notice, please contact our staff for version.		ZJ, HLW	



保密等级 A 发行日期 The 2022-8-10

TX8C101x 用户手册

文件编号	TX-WI-TX8C1010-RD02
文件版本	V1. 13

Contents

TX8C101x owner's manual	
1 Overview of the product	
1.1. Instructions	. 1
1.2. Features	. 2
2. Central Processing Unit	
2.1. Accumulator (ACC)	
2.2. Register (B)	. 6
2.3. Stack Pointer Register (SP)	. 7
2.4. Stack Pointer Register (SPH)	. 7
2.5. Data Pointer Register (DPTRO/DPTR1)	8
2.6. Data Pointer Control Register (DPCFG)	9
2.7. Program Status Register (PSW)	10
2.8. Program Counter (PC)	10
3. Memory	11
3.1. Program memory	11
3. 2. XDATA	
3. 3. IDATA	13
3.4. SFR space	15
4. System clock	16
4.1. Overview of the clock system	16
4.2. Main functions of clock system	16
4.3. Clock system block diagram	17
4.4. System oscillator	18
4.4.1. Internal low speed RC oscillator	18
4.4.2. Internal high speed RC oscillator	18
4.4.3. External low speed crystal oscillator	
5. Reset system	
5.1. Power on reset	19
5.2. Power down reset power down	19



珠海泰芯半导体有限公司 Zhuhai Taixin Semiconductor Co., Limited

保密等级 文件编号 TX-WI-TX8C1010-RD02 TX8C101x 用户手册 The 2022-8-10 V1.13 发行日期 文件版本



珠海泰芯半导体有限公司 Zhuhai Taixin Semiconductor Co., Limited

保密等级	A	myo od od HI A Z III	文件编号	TX-WI-TX8C1010-RD02
发行日期	The 2022-8-10	TX8C101x 用户手册	文件版本	V1. 13
	7. 3. 20	. IO_MAP1		50
		. SYS_PND		
	8. Interrupt t	he system		51
	8.1. Inter	rupt overview		51
	8.2. Struc	tural block diagram		52
	8.3. Inter	rupt vector table		53
		ter list		A
	8.5. Regis	ter details		54
		IEO		
	8. 5. 2.	Internet Explorer 1		55
		IP0		
	8. 5. 4.	IP1	-///	57
	8.6. Inter	rupt priority and interrupt nesting		58
	9. I/O ports			59
	9.1. Struc	ture block diagram		59
	9.2. Regis	ter list		59
	9.3. Regis	ter detail		61
	9. 3. 1.	P0		61
		PO_PU		
	9. 3. 3.	PO_PD		62
		PO_MDO		
	9. 3. 5.	PO_MD1		64
		P0_AF0		
	9. 3. 7.	P0_AF1		66
	9. 3. 8.	P0_TRG0		67
	9. 3. 9.	P0_TRG1		67
	9. 3. 10	. PO_PND		68
	9. 3. 11	.PO_IMK		69
	9. 3. 12	.PO_AIOEN		70
	9. 3. 13	. PO_DRV		71
	9. 3. 14	. PO_OD		72
	9. 3. 15	. P1		73
	9. 3. 16	. P1_PU		73
		. P1_PD		
	9. 3. 18	. P1_MD0		74
		_ .P1_MD1		
		. P1_AF0		
		. P1_AF1		



保密等级	A	WY00101 H H T III	文件编号	TX-WI-TX8C1010-F
发行日期	The 2022-8-10	TX8C101x 用户手册	文件版本	V1. 13
	9. 3. 22	P1_TRGO		77
	9. 3. 23.	P1_TRG1		78
	9. 3. 24	P1_PND		79
		P1_IMK		
		P1_AIOEN		
		P1_DRV		
		P1_0D		
	10. SPI module.			83
	10.1. Func	tional Overview		83
	10.2. Bloc	k diagram of modules		83
	10.3. Regi	ster list		84
	10.4. Regi	ster details	11/2)	84
		SPIO_CON	-////	
		SPIO BAUD		
		SPIO_DATA		
		SPIO_STA		
		process instructions		
	11 UARTO/1 mod	dule	••••••	86
		view of functions		
		k diagram of modules		
		117		
	11.3. Regi	ster list		87
	11.4. Regi	ster details		88
	11. 4. 1.	UARTO_CON		88
	11. 4. 2.	UARTO_STA		89
	11. 4. 3.	UARTO_BAUDO		89
	11. 4. 4	UARTO_BAUD1		90
	11. 4. 5	UARTO_DATA		90
	11. 4. 6	UART1_CON		90
	11. 4. 7	UART1_STA		91
	11. 4. 8	UART1_BAUD0		92
		UART1_BAUD1		
	11. 4. 1	O. UART1_DATA		92
	11.5. Usag	e process instructions		93
	12. Basic Time:	r O/1 module		93
	12.1. Func	tional Overview		93
	12.2. Bloc	κ diagram of modules		94



保密等级	A	WY00101 H 4 T HI	文件编号	TX-WI-TX8C1010-RD02
发行日期	The 2022-8-10	TX8C101x 用户手册	文件版本	V1. 13
	12.3. Regi	ster list		94
	12.4. Regi	ster details		95
	12. 4. 1	. TMRO_CONL		95
	12. 4. 2	. TMRO_CONH		96
	12.4.3	. TMRO_CNTL		97
	12. 4. 4	. TMRO_PRL		97
	12. 4. 5	. TMRO_PWML		97
		TMR1_CONL		
		TMR1_CONH		
		TMR1_CNTL		
		TMR1_PRL		
		O. TMR1_PWML	1/1/2	
	12.5. Use	process instructions		100
		. Counter/Timer mode of operation		
		. Capture operating mode		
		. PWM working mode		
		r2 module		
	13.1. Over	view of features		102
	13.2. Bloc	k diagram of modules		103
	13.3. Regi	ster list		103
	13.4. Regi	ster details		104
	13. 4. 1	. TMR2_CONL		104
		. TMR2_CONH		
		. TMR2_CNTL		
	13. 4. 4	.TMR2_CNTH		106
	13. 4. 5	. TMR2_PRL		106
	13. 4. 6	TMR2_PRH		106
		. TMR2_PWML		
	13. 4. 8	. TMR2_PWMH		107
	13.5. Use	process instructions		107
	13. 5. 1	. Counter/Timer operation mode		107
	13. 5. 2	. Capture operating mode		108
	4	. PWM working mode		
	14. Advanced T	imer 1/2 module		109
	14.1. Over	view of features		109
	14. 1. 1	. Basic Actions		110
	14. 1. 2	. Clock Source Selection		114
	14.1.3	. Counting directions		114



保密等级	A	#¥00101 ⊞ H:	== nn	文件编号	TX-WI-TX8C1010-RI
发行日期	The 2022-8-10	TX8C101x 用户 ³	于加	文件版本	V1. 13
	14. 1. 4.	Digital filtering			115
	14. 1. 5.	Software synchronization			116
	14. 1. 6.	. Cache functionality			117
	14. 1. 7.	General PWM output			119
	14. 1. 8.	. Cycle interval response			122
	14. 1. 9.	Protection mechanisms			123
	14. 1. 10	O. Interrupt instructions			124
	14. 1. 1	1. Brake protection			124
	14. 1. 13	2. Internal interconnect			124
	14. 1. 13	3. Infrared function			125
	14.2. Block	k diagram of the module			125
	14.3. Regis	ster list			125
	14.4. Regis	ster details		<u> </u>	127
	14. 4. 1.	STMR1_CR			127
	14. 4. 2.	STMR1_FCONR		\	128
	14. 4. 3.	STMR1_CNTL			129
	14. 4. 4.	STMR1_CNTH	70		129
	14. 4. 5.	STMR1_PRL			129
	14. 4. 6.	STMR1_PRH	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		129
	14. 4. 7.	STMR1_CMPAL			130
	14. 4. 8.	STMR1_CMPAH			130
	14. 4. 9.	STMR1_CMPBL			130
		O. STMR1_CMPBH			
	14. 4. 1	1. STMR1_VPERR			131
	14. 4. 13	2. STMR1_DTUA			132
	14. 4. 13	3. STMR1_BRAKE			132
	14. 4. 1	4. STMR1_DTR			134
	14. 4. 1	5. STMR1_PCONRA			135
	14. 4. 10	6. STMR1_PCONRB			136
	14. 4. 1	7. STMR1_IE			137
	14. 4. 1	8. STMR1_SR			138
	14. 4. 1	9. STMR2_CR			140
	14. 4. 20	O. STMR2_FCONR			140
	14. 4. 2	1. STMR2_PRL			141
	14. 4. 2	2. STMR2_PRH			141
	14. 4. 23	3. STMR2_CMPAL			141
	14. 4. 2	4. STMR2_CMPAH			142
	14. 4. 2	5. STMR2_CMPBL			142
	14. 4. 20	6. STMR2_CMPBH			142
	14. 4. 2	7. STMR2_VPERR			143
	14. 4. 2	8. STMR2_DTUA			144



保密等级	A	TV0C101 甲內毛III	文件编号	TX-WI-TX8C1010-RD02			
发行日期	The 2022-8-10	TX8C101x 用户手册	文件版本	V1. 13			
		9. STMR2_BRAKE					
		O. STMR2_DTR					
		1. STMR2_PCONRA					
		2. STMR2_PCONRB					
	14. 4. 33. STMR2_IE						
		5. STMR_ALLCON					
	14.5. Use	process instructions		152			
	15. CRC16 modu	le		153			
		ure Overview	4//				
		c functionality					
	15.3. Bloc	k diagram of modules	-100	154			
	15.4. Regi	ster list		154			
	15.5. Regi	ster details		155			
	15. 5. 1	. CRC_REG		155			
	15. 5. 2	CRC_FIFO		155			
		process instructions					
	16. FLASH Cont	roller module		156			
	16.1. Fund	tional Overview		156			
		k diagram of the module					
	16.3. Regi	ster list		157			
	16.4. Regi	ster details		158			
	16. 4. 1	. FLASH_CON		158			
	16. 4. 2	. FLASH_STA		158			
	16. 4. 3	FLASH_DATA		159			
		FLASH_TIMO					
		FLASH_TIM1					
		FLASH_CRCLEN					
		FLASH_PSWD					
	~ / /	FLASH_ADDR					
	71	. FLASH_TRIM					
		process instructions					
		digital Converter (ADC)					
	17.1. Fund	tional Overview		164			
	17.2. Basi	c functions		165			
	17. 2. 1	. Single-channel Trigger mode		165			



保密等级	A	WY00101 HI 2 T III	文件编号	TX-WI-TX8C1010-RD02
发行日期	The 2022-8-10	TX8C101x 用户手册	文件版本	V1. 13
	17. 2. 2	. Dual Channel Trigger mode		165
	17. 2. 3	. Single channel Trigger Delay mode		166
	17. 2. 4	. Analog calibration/digital calibration		166
	17.3. Bloc	k diagram of the module		167
	17.4. Regi	ster list		167
	17.5. Regi	ster details		168
	17. 5. 1	. ADC_CFG0	•••••	168
	17. 5. 2	. ADC_CFG1		169
	17. 5. 3	. ADC_CFG2		170
	17. 5. 4	. ADC_CFG3		170
		. ADC_STA		
		. ADC_DATAHO		
		. ADC_DATALO		
		. ADC_DATAH1		
	17. 5. 9	. ADC_DATAL1		173
	17. 5. 1	O. ADC_CHSO		173
	17. 5. 1	1. ADC_CHS1	•••••	174
		process instructions		
		parator (CMPO/1)		
	18.1. Feat	ure overview		176
	18.2. Func	tion instructions		177
	18. 2. 1	. Description of digital filter function		177
	18. 2. 2	. Description of digital hysteresis function	on	177
	18. 2. 3	. About PWM control comparator enable		178
	18.3. Bloc	k diagram of the module		179
	18.4. Pin	correspondence table		180
	18.5. List	of registers		181
	18.6. Regi	ster details		182
	18. 6. 1	. CMPO_CONO		182
	18. 6. 2	. CMPO_CON1		182
	18. 6. 3	. CMPO_CON2		183
	18. 6. 4	. CMPO_CON3		184
	18. 6. 5	. CMPO_CON4		185
	18. 6. 6	CMPO_DACO		186
	18. 6. 7	. CMPO_DAC1		187
	18. 6. 8	. CMP1_CONO		187
	18. 6. 9	. CMP1_CON1		188
	18. 6. 1	O. CMP1_CON2		188



保密等级	A	7.00101 田内式 III	文件编号	TX-WI-TX8C1010-RD
发行日期	The 2022-8-10	TX8C101x 用户手册	文件版本	V1. 13
	18. 6. 1	1. CMP1_CON3		189
	18. 6. 1	2. CMP1_CON4		190
	18. 6. 1	3. CMP1_DACO		191
	18. 6. 1	4. CMP1_DAC1		191
	18. 6. 1	5. CMP_CON		192
	18. 6. 1	6. CMP_STA		192
	19. I2C module			193
	19.1. Over	view of features		193
	19.2. Func	tional Description		194
	19. 2. 1	Host sent		194
	19. 2. 2	Host receives		195
	19. 2. 3	Slave reception		196
	19. 2. 4	Send from slave	./////	198
	19. 2. 5	Broadcast mode		199
	19.3. Regi	ster list	<u> </u>	199
	19.4. Regi	ster details		200
	19. 4. 1	12C0_CON		200
	19. 4. 2	12C0_STA		201
		12C0_ADR		
	19. 4. 4	I2CO_DATA		202
	19.5. Use	process instructions		202



1. Product Overview

1.1. Instructions

TX8C101x is a high performance and low power 8051 core MCU, operating at a maximum frequency of 32MHz, with built-in 4K+256 bytes flash memory (supporting EEPROM-like) and 512 bytes SRAM.

Analog resources: 1 12-bit 200Ksps ADC, 2 multi-function comparators.

Timers, PWM resources (both are mutually exclusive functions and cannot be used simultaneously with the same Timer) :

- 2 16-bit advanced timers, capable of supporting 2 pairs of complementary outputs or 4 independent PWM outputs (same cycle, independently configured duty cycle)
- 1 16-bit general purpose timer (both support Capture, Count, PWM functions)
- 28-bit general purpose timers (can be combined into 116-bit general purpose timer, both support Capture, Count, PWM functions)

Standard communication interface: 1 SPI interface, 2 UART interface, 1 IIC interface (only TX8C1011 series support).

It supports a wide range of voltage supply, the working voltage is $2.4V^{\sim}$ 5.5V (can support battery application scenarios), and the working temperature range is -40° C $^{\sim}$ 85°C. A variety of power-saving operation modes ensure the requirements of low-power applications, and the lowest power consumption mode is 3uA.

TX8C1010 provides SOP8, MSOP10, SOP14, SOP16, QFN16 a total of 5 kinds of packaging forms, according to different packaging forms, the configuration of peripheral resources in the device is not the same.

Application occasions:

- Small appliances
- E-cigarettes
- Bluetooth charging bin, wireless charging
- Toys

1.2. Features

• Kernel

- Ultra Fast 8051 core (1T)
- ➤ Instructions are fully compatible with traditional 8051
- > Maximum working frequency: 32MHz
- > 14 interrupt sources, support hardware two-level priority
- > Support for online downloads
- Support for code encryption
- Supports live burning
- > TX8C1011 series supports online debugging function

Operating voltage

> 2.4V~5.5V wide voltage range power supply

Memory

- > 4K+256 bytes Flash for storing user code and EEPROM-like support (typical value of 100,000 erases and writes)
- > 512 bytes of RAM

Clock

- > Internal 1-32mhz high precision HIRC with support for calibration (error $\pm 1\%$)
- \triangleright Internal 64KHz low-speed LIRC, calibration supported (error $\pm 1\%$)

> External 32.768 KHz low speed crystal, need external capacitor

Reset

- > Power on reset
- > Undervoltage reset
- > Reduction foot reduction
- > Watchdog overflow reset

• GPIO

- ➤ Up to 14 GPIos
- ► All ports can input and output 5V signals
- ➤ All support rising edge/falling edge/double edge interrupts
- ➤ All support wakeup function
- > There are full drive and small drive two gears.
- > Support OD output low mode.
- ightharpoonup Supports independent control of pull-down resistor, 30K Ω resistance

LVD low voltage detection reset

Provides 4 levels of low voltage detection voltage (1.8/2.0V, 2.1/2.3V, 2.4/2.6V, 3.4/3.6V)

Digital peripherals

- > 1 SPI high-speed serial interface, supporting master-slave mode
- > 1 I2C interface, support multiple master and slave mode (only TX8C1011 series support)
- > 2 UART ports with up to 4Mbps support

• Timer resources

> 2 16-bit advanced timers, can support 2 pairs of complementary outputs or 4 independent PWM outputs (same cycle, independent duty cycle

- configuration), support dead zone insertion and event braking function, support single pulse mode
- ▶ 1 16-bit general timer, both support Capture, Count, PWM function
- > 28-bit universal timers (can be combined into 116-bit universal Timer, both support Capture, Count, PWM functions), can support infrared send and receive functions (requires two timers)
- > 1 watchdog timer

High security

> 16 bit CRC validation is supported to ensure data accuracy

• Low power consumption

- Support Idle, Stop, Sleep low power mode
- > Static power consumption 3uA @25 ° C
- ➤ Low power wake-up time is less than 100us

• 1 high precision 12-bit analog-to-digital converter (ADC)

- The fastest conversion clock supports 4MHz and the fastest speed is 200Ksps
- > Offset correction step 2mV, DNL +-2 INL +-4
- There are 13 external input channels and 2 analog channels
- The effective bit of ADC is about 10bit (5V voltage regulator is supplied, and the ADC is connected to the VCC of the chip through the internal switch. This voltage is used as the reference voltage of the ADC, and the full scale of the ADC is equal to VCC).

• 2 analog comparators (ACmps)

- ➤ 2 low misaligned comparators with correction step 1mV
- > The comparator supports 120 divider gears for negative input of

precision BG or VDDADC

- ➤ Both comparators support rail-to-rail input mode, and the positive and negative sides support 2 GPIOs each
- > Dry suction protection is supported
- > Supports short circuit protection

• High reliability

- ➤ ESD HBM 8KV
- > Latch-up ±200mA @25°C
- 96-bit chip Unique ID (UID)
- Packaging
 - ➤ Die Form
 - > SOP8/MSOP10/SOP14/SOP16/QFN16
- Operating temperature range
 - > -40°C [~] 85°C

2. Central processing unit

TX8C101x is fully compatible with the traditional 8051 microcontroller. All mnemonic and binary codes of instructions are compatible with the 8051. The TX8C101x processor uses some architecture optimizations to expand the SP, DPTR and other commonly used registers. Compared with the traditional 8051, the performance has been greatly improved.

The ALU in TX8C101x can realize various 8-bit operations with ACC (0xE0), B

(0xF0), PSW (0xD0) registers.

The ALU can perform typical operations as follows:

- Basic arithmetic operations: addition, subtraction, multiplication, division
- Other arithmetic operations: self-addition, self-subtraction, BCD adjustment, comparison
- Logical operations: AND, OR, XOR, negation, shift
- Boolean bit operations: set, zero, negate, jump by bit judgment, carry operation

2.1. Accumulator (ACC)

The ALU is an 8Bit wide arithmetic logic unit. All the mathematical and logical operations of the MCU are completed through it. It can add, subtract, shift data and logic operations; The ALU also controls the status bit (in PSW status register), which is used to represent the status of the operation result.

The ACC register is an 8Bit register where the ALU's result can be stored. $Addr = 0xE0 \ (SFR)$

Bit(s)	Name	Description	R/W	Reset
7:0	ACC	Accumulator register	RW	0x0

2.2. Register (B)

The B register is used when using multiplication and division instructions, the result of multiplication is 8bit higher, and the result of division is 8bit lower.

It can also be used as a general purpose register if multiplication and division instructions are not used.

Addr = 0xF0 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	В	B register	RW	0x0

2.3. Stack pointer register (SP)

The SP register points to the lower 8bit address of the stack, defaults to 0x07 after reset, and the value of this SP can be modified. The operations that affect the SP are: instruction PUSH, LCALL, ACALL, POP, RET, RETI, as well as the entry interrupt.

Addr = 0x81 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	SP	Stack pointer register	RW	0x7

2.4. Stack Pointer register (SPH)

The SPH register points to the stack high 8bit address, the significant bit 1bit, and the default bit 0x0 after reset, which in combination with the SP means that the area of the stack starts at 0x07 of the RAM address. This value can be modified, if the stack area is set to start at 0x0B, the values of SPH and SP will be set to 0x0 and 0x0A respectively after reset.

The operations that affect SPH are: instructions PUSH, LCALL, ACALL, POP, RET, RETI as well as the entry interrupt.

Addr = 0x9B (SFR)

Bit(s) Name Description	R/W	Reset	
-------------------------	-----	-------	--

7:1	_	-	-	=
0	SPH	Stack pointer register high bit	RW	0x0

2.5. Data pointer register (DPTRO/DPTR1)

Data pointer is mainly used in MOVX, MOVC instructions, its role is to locate the address of RAM and ROM. There are two data pointer registers DPTRO and DPTR1 inside the chip, which are selected through the DPSEL register.

Each set of Pointers includes two 8-bit registers: DPTRO={DPHO, DPLO} and DPTR1={DPH1, DPL1}.

Addr = 0x82 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	DPL0	DPTRO data pointer register eight bits lower	RW	0x0

Addr = 0x83 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	DPH0	DPTRO data pointer register eight bits high	RW	0x0

Addr = 0x84 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	DPL1	DPTR1 data pointer register eight bits lower	RW	0x0

Addr = 0x85 (SFR)

Bit(s)	Name	Description	R/W	Reset
7.0	DDI 1	The DPTR1 data pointer register is eight		
7:0	DPL1	bits high	RW	0x0

2.6. Data Pointer Control Register (DPCFG)

Addr = 0x86 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:6	Name IA	<pre>Interrupt start address and add way select bits IA[0] 0x0: Interrupt address = (interrupt vector *8) +3 0x1: Interrupt address = (interrupt vector +1) *3 IA[1] 0x0: Interrupt start address is 0x300</pre>	R/W	Reset 0x2
5	DPID0	Ox1: Interrupt start address is 0x8000 DPTRO plus 1/ minus 1 Ox0: Add 1 to DPTRO Ox1: DPTRO minus 1	RW	0x0
4	DPID1	DPTR1 add 1/ subtract 1 0x0: DPTR1 plus 1 0x1: DPTR1 minus 1	RW	0x0
3	DPAID	DPTRO/DPTR1 self-add and self-subtract enable bits 0x0: Off 0x1: Open	RW	0x0
2	DPTSL	DPSEL automatically flips the enable bit 0x0: Off 0x1: Open	RW	0x0
1	7.	-	_	_
0	DPSEL	Select the DPTRO /DPTR1 bits 0x0: DPTR0 is valid 0x1: DPTR1 is valid	RW	0x0

2.7. Program Status register (PSW)

Addr = 0xD0 (SFR)

Bit(s)	Name	Description	R/W	Reset
7	СУ	Carry flag bit 0x0: No carry bit 0x1: Carry free	RW	0x0
6	AC	Auxiliary carry flag bit 0x0: No carry bit 0x1: Carry free	RW	0x0
5	F0	Universal flag bit 0	RW	0x0
4:3	RS1, RS0	Register set select bit 0x0: Register group 0 0x1: Register group 1 0x2: Register group 2 0x3: Register group 3	RW	0x0
2	OV	Overflow flag bit 0x0: No overflow for arithmetic or logical operations 0x1: An arithmetic or logical operation has an overflow	RW	0x0
1	F1	Generic flag bit 1	RW	0x0
0	P	The parity flag bit 0x0:1 is even in ACC 0x1:1 is odd in ACC	RW	0x0

2.8. Program counter (PC)

The program counter (PC) controls the instruction execution order in the program memory FLASH. It can address the whole range of FLASH. After getting the instruction

code, the program counter (PC) will automatically add one to point to the address of the next instruction code. However, when executing jump, conditional jump, assignment to PCL, subprogram call, initialized reset, interrupt, interrupt return, subprogram return and other operations, the PC will load the address related to the instruction instead of the address of the next instruction.

When a conditional jump instruction is encountered and the jump condition is met, the next instruction read during the execution of the current instruction will be discarded, and a null instruction operation cycle will be inserted, and then the correct instruction can be obtained. Otherwise, the next instruction will be executed sequentially.

3. Memory

TX8C101x has three kinds of internal memory: IDATA, XDATA, program memory.

Program memory can only read not write, the size of the program memory is 4K bytes. XDATA is 1K bytes in size (with 512 bytes for XSFR) and 256 bytes for IDATA.

3.1. Program memory

The program pointer of TX8C101x is 16 bits, and the maximum addressable space of TX8C101X is 64K bytes. In fact, only 4K bytes of program storage space are realized.



Figure 3-1 program storage space

After the reset, the MCU executes from 0x8000. Starting from 0x8003 is the interrupt vector table. When an interrupt occurs and the interrupt is enabled, the PC will jump to the corresponding interrupt vector position to execute.

3. 2. XDATA

XDATA has 256 bytes and addresses 0x300 to 0x3FF and can be used for data storage.

3. 3. IDATA

The size of the internal data memory space is 256 bytes.

The lower 128 bytes of the address space of the internal data memory can be accessed by byte, and the upper 128 bytes and the SFR share the same address space. Direct access to the upper 128 bytes will access the SFR space, and the upper 128 bytes can only be accessed by indirect addressing.




Figure 3.2 The data store




Figure 3.3 Internal low 128 bytes data space allocation

3.4. SFR space

	0Н/8Н	1Н/9Н	2H/AH	ЗН/ВН	4H/CH	5H/DH	6Н/ЕН	7H/FH
F8H	UARTO_BAUDO	UARTO_BAUD1	UARTO_DATA	UART1_CON	UART1_STA	UART1_BAUDO	UART1_BAUD1	UART1_DATA
F0H	В	SPIO_CON	SPIO_BAUD	SPIO_DAT	SPIO_STA	STMR_ALLCON	UARTO_CON	UARTO_STA
Е8Н	STMR2_BRAKE	STMR2_DTR	STMR2_PCONRA	STMR2_PCONRB	STMR2_IE	STMR2_SR	ADK_CFG3	-
ЕОН	ACC	STMR2_CMPAH	STMR2_CMPBL	STMR2_CMPBH	STMR2_CR	STMR2_FCONR	STMR2_VPERR	STMR2_DTUA
D8H	STMR1_PCONRB	STMR1_IE	STMR1_SR	STMR2_CNTL	STMR2_CNTH	STMR2_PRL	STMR2_PRH	STMR2_CMPAL
DOH	PSW	STMR1_CR	STMR1_FCONR	STMR1_VPERR	STMR1_DTUA	STMR1_BRAKE	STMR1_DTR	STMR1_PCONRA
С8Н	STMR1_CNTL	STMR1_CNTH	STMR1_PRL	STMR1_PRH	STMR1_CMPAL	STMR1_CMPAH	STMR1_CMPBL	STMR1_CMPBH
СОН	TMR2_CONL	TMR2_CONH	TMR2_CNTL	TMR2_CNTH	TMR2_PRL	TMR2_PRH	TMR2_PWML	TMR2_PWMH
В8Н	IPO	IP1	LVD_CONO	LVD_CON1	LVD_CON2	LVD_CON3	LP_CON	SYS_PND
ВОН	TMR1_CONL	TMR1_CONH	TMR1_CNTL	TMR1_CNTH	TMR1_PRL	TMR1_PRH	TMR1_PWML	TMR1_PWMH
А8Н	IE0	IE1	FLASH_TRIM	WKUP_CONO	WKUP_PND	WDT_CON	WDT_KEY	-
АОН	FLASH_CON	FLASH_STA	FLASH_DATA	FLASH_TIMO	FLASH_TIM1	FLASH_CRCLEN	FLASH_PASSWORD	FLASH_ADDR
98H	ADK_CHS0	ADK_CHS1	ADK_CFG2	SPH	PCON1	ADK_CON	CRC_REG	CRC_FIF0
90Н	P1	ADC_CFG0	ADC_CFG1	ADC_STA	ADC_DATAHO	ADC_DATALO	ADC_DATAH1	ADC_DATAL1
88H	TMRO_CONL	TMRO_CONH	TMRO_CNTL	TMRO_CNTH	TMRO_PRL	TMRO_PRH	TMRO_PWML	TMRO_PWMH
80Н	PO	SP	DPLO	DPH0	DPL1	DPH1	DPS	PCONO

4. System clock

4.1. Clock System Overview

The system chip has a 32MHz high speed and high precision RC oscillator, and an external 32.768KHz low speed crystal oscillator, as well as a 64KHz low speed RC oscillator integrated in the internal PMU.

4.2. Clock system main functions

The clock source of TX8C101x chip comes from three different clocks, which are the off-chip low speed crystal of 32.768KHz, the on-chip low speed RC of 64K and the on-chip high speed RC of 32M. As shown in Figure 4-1, the system clock can be selected from the above three clock sources by CLK_CONO[1:0], and the selected clock is the fastest clock (hereinafter referred to as sys_clk_pre). As shown in Figure 4-2, sys_clk_pre is divided by CLK_CON2[3:0], and the clock after frequency division is the system clock (hereinafter referred to as sys_clk). sys_clk is used by most peripherals and analog-to-digital mixing modules in the system. For example, UART, SPI, CRC16 and other peripherals all use sys_clk. As shown in Figure 4-2, the filter clock of GPIO port, the clock of Timer2 module and the low power detection are special modules that use sys_clk, the off-chip low speed crystal of 32.768KHz, the on-chip low speed RC of 64K, and the on-chip high speed RC of 32M after frequency division clock to select.

4.3. Block diagram of the clock system





Figure 4-1 block diagram of the system clock



4.4. System oscillator

4.4.1. Internal low speed RC oscillator

PMU is integrated with a 64KHz normally open low speed RC oscillator, when the chip is powered on, the system works at the 64KHz clock, complete the power-on reset process, until the system reset to release the program.

4.4.2. Internal high-speed RC oscillator

An on-chip high-speed RC oscillator is integrated inside the chip, which supports the output clock of up to 32MHz for the system. It is turned off by default. Users need to configure the system register AIP_CONO[7]=1 to turn on the high-speed RC oscillator in the program, and can also turn off the clock source by configuing AIP_CONO[7]=0. Note that the system needs to switch to the low speed RC oscillator before turning off the clock. The high speed RC oscillator can be calibrated by a calibration procedure during mass production to ensure its accuracy meets the requirements of the application scenario.

4.4.3. External low-speed crystal oscillator

A crystal oscillator starter circuit is integrated inside the chip, which can be connected to a low speed 32.768KHz passive crystal oscillator as the working clock source of the system. If it is off by default, the clock source can be turned on by configuing the system register AIP_CON1[3]=1; It can also be turned off by configuring AIP_CON1[3]=0.

5. Reset the system

5.1. Power-on reset

Power on chip POR reset.

5.2. Power down reset power down

BOR reset for chip power failure.

5.3. Watchdog reset

The chip has a watchdog module that runs independently of the system and is used to protect the system from resetting and restarting after an exception has occurred. The working clock of the watchdog module is a 64KHz low-speed RC 2 division clock, which is independent of the system clock and operates at 32KHz. The default configuration is to reset the system every 2 seconds. So the user program needs to feed the dog before the watchdog resets, so that it can be retimed. The user can configure the watchdog reset time interval from 8ms to 262s, and can choose the watchdog to generate an interrupt, no longer. You can choose between interrupt and reset.

5.3.1. Control the register list

Table 5-1 List of WDT registers

Address	Register Name	Description
OxAD (SFR)	WDT_CON	WDT_CON register
OxAE (SFR)	WDT_KEY	WDT_KEY register

5.3.2. Register details

5. 3. 2. 1. WDT_CON

Addr = OxAD (SFR)

Bit(s)	Name	Description	R/W	Reset
		WDT wakeup feature enable bit		
		Write WDT_KEY=OxEE, set		
7	WAKEEN	Write WDT_KEY=0x22, reset	RO	0x0
	. <	0x0: Close		
		0x1: Open		
	WDTPND	The WDT counter is full of marker bits		
C		Write WDT_KEY=OxAA to clear the marker bit	DO.	0x0
6		0x0: The counter is not full	RO	
		0x1: The counter is full		
	ÀI.	WDT interrupt function enable bit		
	INTEN	Write WDT_KEY=0x5A, set		
5		Write WDT_KEY=0xA5, reset	RO	0x0
		0x1: Turn on interrupt function		
		0x0: Enable reset functionality		
4	WDTE	WDT enable bit	RW	0x1

		Write WDT_KEY=0xCC, set		
		Write WDT_KEY=0xDD, reset		
		0x0: Disable watchdog function		
		0x1: Turn on the watchdog function		
		Pre-division coefficient		
		You must write WDT_KEY=0x55 before		
		configuring this bit field each time	./	
		0x0: Regardless of frequency	XXT.	
		0x1:2 frequency division		
		0x2:4 split frequency		
		0x3:8 frequency division		
		0x4:16 split frequency		
		0x5:32 split frequency		
		0x6:64 split frequency		
3:0	PSR	0x7:128 split frequency	RW	0x8
		0x8:256 split frequency		
		0x9:512 split frequency		
		0xA: 1024 frequency division		
		0xB: 2048 split frequency		
		OxC: 4096 split frequency		
		OxD: 8192 split frequency		
		OxE: 16384 divider		
		0xF: 32768 split frequency		
	-3//	Watchdog reset time =1/32K*256* division		
	1/-/	factor		

5. 3. 2. 2. WDT_KEY

Addr = OxAE (SFR)

Bit(s) Name	Description	R/W	Reset
DIL(S	/ Name	Description	IX/W	neset

		Feed the dog data register		
		The software must write OxAA at regular		
		intervals to complete the dog-feeding		
		operation, otherwise, the watchdog will		
		generate a reset when the counter is zero		
		When pending is 1, write OxAA to clear pending		
		0x55: Indicates that wdt_psr is allowed to be	.// 0	
7:0	WDT_KEY	accessed and set	WO	0x0
		OxDD: Turn off the watchdog		
		OxCC: Start watchdog work	1	
		OxAA: Feed the dog and clear wdt_pending		
		OxA5: Interrupt is closed		
		Ox5A: Enable interrupt		
		0x22: Turn off wake up		
		OxEE: Turn wake up on		

5.4. Low power detection reset

PMU internal integrated low voltage detection and over current detection function circuit, used to detect PMU power supply part of the abnormal situation, and can detect the low voltage and over current and other abnormal situation through the interrupt report to the CPU for system exception handling program. In addition, the low voltage abnormal signal can generate a reset signal to reset the system, so as to avoid the circuit working abnormally under low voltage conditions and cause the user program to run. The threshold for low voltage detection can be set through the LVD control register. The LVD control register can be set to filter and dejitter the abnormal signal, to avoid the normal power supply voltage drop caused by the transient change of the system and the occurrence of accidental low power reset system.

5.4.1. Control register list

Table 5-2 List of LVD registers

Address	Register Name	Description
OxBA (SFR)	LVD_CONO	LVD_CONO register
0xBB (SFR)	LVD_CON1	LVD_CON1 register
0xBC (SFR)	LVD_CON2	LVD_CON2 register
0xBD (SFR)	LVD_CON3	LVD_CON3 register

5.4.2. Register details

5. 4. 2. 1. LVD_CONO

Addr = OxBA (SFR)

Bit(s)	Name	Description	R/W	Reset
7	_	\X	1	-
6	LVDOE	LVD interrupt and reset functions output to the system enable bit To use all LVD related functions, LVDOE must be set to bit 1 0x0: Off 0x1: Open	RW	0x1
5	LVDVDDRSTEN	LVD VDD low voltage reset function enable bit $0x0$: Off $0x1$: Open	RW	0x1
4	LVDVCCRSTEN	LVD VCC low voltage reset function enable bit $0x0$: Off $0x1$: Open	RW	0x1

		VCC power supply voltage low voltage detection threshold set		
		0x0:1.8/2.0V (power on threshold/power off		
		threshold)		
3:2	PMULVD5SET	0x1:2.1/2.3V (power-up threshold/powerdown	RW	0x0
0.2	1 MOLVDOOL1	threshold)	I(II	UAU
		0x2:2.4/2.6V (power-up threshold/powerdown	// 0	
		threshold)	KYT	
		0x3:3.4/3.6V (power-up threshold/powerdown	7	
		threshold)		
		1.5V digital logic system operating voltage		
1	DMIII VD15EN	VDD low current detection function enable bit	DW	0 _w 1
	PMULVD15EN	0x0: Off	RW	0x1
		0x1: Open		
		VCC power supply VCC voltage low voltage		
0	PMULVD5EN	detection function enable bit	RW	0x1
		0x0: Off	I\W	UXI
		0x1: Open		

5. 4. 2. 2. LVD_CON1 Addr = 0xBB (SFR)

Bit(s)	Name	Description	R/W	Reset
7	- 15	1	ı	-
6	VDDOCPND	VDD overcurrent detection marker bit Write 1 Clear the marker bit 0x0: VDD is not overflowing 0x1: VDD is overflowing	RW	0x0
5	LVDVDDPND	VDD low current detection marker bit Write 1 Clear the marker bit 0x0: VDD has no low power 0x1: VDD is low	RW	0x0

4	LVDVCCPND	VCC low current detection marker bit Write 1 Clear the marker bit 0x0: VCC has no low power 0x1: VCC low power	RW	0x0
3	LVDVCCSYNDIS	LVD VCC low current detects synchronizer off bit 0x0: Turn on the synchronizer 0x1: Turn off the synchronizer	RW	0x1
2	VDDOCBPSEN	VDD overcurrent filter dejitter function off bit 0x0: Turn on filter 0x1: Turn off the filter	RW	0x1
1	LVDVDDBPSEN	VDD low electrical filter dejitter function off bit 0x0: Turn on filter 0x1: Turn off the filter	RW	0x1
0	LVDVCCBPSEN	VCC Low electrical filter dejitter function off bit 0x0: Turn on filter 0x1: Turn off the filter	RW	0x1

5. 4. 2. 3. LVD_CON2

Addr = 0xBC (SFR)

Bit(s)	Name	Description	R/W	Reset
7	-15-3	_		_
6:0	DBSHLMT	LVD low current and overcurrent anomaly detection filter high level filter clock cycle set number Note: The LVD filter clock can be selected through the system configuration register CLKCON5[3:2]. The user can choose the filter	RW	0x2

function according to the use scenario. The
delay time will be determined by the set
filter clock period and the number of
configured filter high level and low level
filter cycles. The longer the filter clock
period is set, the more the number of filter
cycles will lead to a longer delay. The user
can configure the delay reasonably according
to the tolerance of the delay. In some delay
sensitive application scenarios, the filter
function can be turned off.

5. 4. 2. 4. LVD_CON3

Addr = OxBD (SFR)

Bit(s)	Name	Description	R/W	Reset
7	_	-	_	ı
6:0	DBSLLMT	LVD low current and overcurrent anomaly detection filter low level filter clock cycle set number Note: The LVD filter clock can be selected through the system configuration register CLKCON5[3:2]. The user can choose the filter function according to the use scenario. The delay time will be determined by the set filter clock period and the number of configured filter high level and low level filter cycles. The longer the filter clock period is set, the more the number of filter cycles will lead to a longer delay. The user can configure the delay reasonably according to the tolerance of the delay. In some delay sensitive application scenarios, the filter	RW	0x2

function can be turned off.

6. Low power management

The TX8C101x chip system supports three low power modes with different power levels, from high to low: Idle Mode, Stop Mode and Sleep Mode. The lowest power consumption is Sleep low power mode, in which the leakage of the whole chip can be about 3uA at normal temperature.

6.1. Idle Mode and wakeup

Enter Idle Mode by configuring the system register LP_CON[7]=1. In Idle mode only the CPU work clock is turned off and the CPU stops working. After waking up the Idle Mode, the interrupt service subroutine of the current wakeup Idle Mode will be entered and executed.

6.2. Stop Mode and wake up

Enter Stop Mode by configuring the system register LP_CON[1]= 1. In Stop mode, the system clock is turned off, and the CPU and most peripherals in the system clock domain stop working. Stop Mode is woken by selecting a variety of wake-up sources, including: all GPIOs, comparators, basic Timer2, watchdog, LVDVCC (Low voltage detection signal for the power supply). After Stop Mode wakes up, it will continue to run the following user program.

6.3. Sleep Mode and wake up

Enter the lowest power consumption Sleep Mode by configuring the system register LP_CON[0]=1. In Sleep mode, the system clock is turned off, the CPU and most of the system clock domain peripherals stop working, in addition to the PMU other analog modules should be turned off, but XOSC can choose to turn on/off. By selecting a variety of awaken to awaken the Sleep Mode source, wake up the source including: all GPIO level transformation sensei, basic Timer2 timer interrupt sensei, watchdog reset. After Sleep Mode is awakened, the following user program will continue to run through the LP_CON[6]=1 configured before entering Sleep mode. If LP_CON[6]=0, the system will be reset to run the user program again.

6.4. Low power consumption awakens the unit structure




Figure 6-1 wake structure with low consumption

6.5. Register details

6. 5. 1. WAUP CONO

Addr = 0 xab (SFR)

Bit(s)	Name	Description	R/W	Reset
	\$1	Low power mode wakeup channel 3 input trigger		
	WKUP3EDG	level setting	DW	0x0
7		0x0: High level triggers wakeup	RW	
		Ox1: Low level triggers wakeup		
	WWW.DODD.G	Low power mode wakeup channel 2 input trigger	DW	
6	WKUP2EDG	level setting	RW	0x0

		OxO: High level triggers wakeup		
		Ox1: Low level triggers wakeup		
		Low power mode wakeup channel 1 Input trigger		
		level setting		
5	WKUP1EDG	OxO: High level triggers wakeup	RW	0x0
		Ox1: Low level triggers wakeup		
		Low power mode wakeup channel 0 input trigger		
		level setting	XX7.0	
4	WKUP0EDG	OxO: High level triggers wakeup	RW	0x0
		Ox1: Low level triggers wakeup		
		Low-power mode wakeup channel 3 function		
	WKUP3EN	enable bit	RW	0x0
3		0x0: Off		
		0x1: Open		
	WKUP2EN	Low power mode wakeup channel 2 function		
		enable bit	RW	0.0
2		0x0: Off		0x0
		0x1: Open		
		Low power mode wakeup channel 1 function		
	WWW.D.A.D.N.	enable bit	DW	0.0
1	WKUP1EN	0x0: Off	RW	0x0
		0x1: Open		
	4	Low power mode wakeup channel 0 function		
	MATIDOEN	enable bit	Dw	0.0
0	WKUPOEN	0x0: Off	RW	0x0
	///	0x1: Open		

6. 5. 2. WAUP_PND

Addr = OxAC (SFR)

Bit(s)	Name	Description	R/W	Reset
7	WKUP3PCLR	Low power mode wakeup channel 3 clear pending	RW	0x0

		bits		
		0x0: No operation		
		Ox1: Clear pending		
		Low power mode wakeup channel 2 clear pending		
		bits		
6	WKUP2PCLR	0x0: No operation	RW	0x0
		Ox1: Clear pending		
		Low power mode wakeup channel 1 clear pending	KY.	
_		bit	DIII	0.0
5	WKUP1PCLR	0x0: No operation	RW	0x0
		Ox1: Clear pending		
		Low power mode wakeup channel 0 clear pending		
	WKUPOPCLR	bits	DW	0.0
4		0x0: No operation	RW	0x0
		Ox1: Clear pending		
		Low power mode wakeup channel 3 wakes up		
0	WKUP3PND	pending bit	DW	0.0
3		0x0: No pending	RW	0x0
		0x1: There is pending		
		Low power mode wakeup channel 2 wakes up		
2	WKUP2PND	pending bit	RW	0x0
۷		0x0: No pending	ΙζW	UXU
	4	Ox1: There is pending		
		Low power mode wakeup channel 1 wakes up		
1	WKUP1PND	pending bit	RW	0x0
1	wKoi ii Mb	0x0: No pending	IXW	UXU
	-\(\frac{1}{2}\)	Ox1: There is pending		
Z	X-Y	Low power mode wakeup channel 0 wakes up		
0	WKUP0PND	pending bit	RW	0x0
	"KOI OI ND	0x0: No pending	17.11	UAU
		Ox1: There is pending		

6.5.3. LP_CON

Addr = OxBE (SFR)

Bit(s)	Name	Description	R/W	Reset
		Idle Low power mode enabled		
7	IDLE	0x0: On to enter Idle Low power mode	RW	0x1
		0x1: Off	.X/ _A C	
		Sleep low power mode after waking up to	1	
		continue to run the subsequent program		
		enable bit		
6	SLEEPGOEN	0x0: Sleep mode after waking up reset to run	RW	0x1
		the program again		
		Ox1: Continue to run subsequent programs		
		after waking up in Sleep mode		
		User program protection function off bit		
	CPDIS	Neither CPU nor ISD is able to write registers		
5		0x0: Open (default state)	RO	0x0
		0x1: Closed		
		Low power into low speed RC selection		
		In the low-power Sleep mode, the register can		
		be configured to 1, and the RC64K low-speed		
	//	clock can be automatically switched on after		
	N/	the system enters the Sleep mode. The purpose		
4	I DOL IDODN	is to reduce the leakage power of Sleep. You	DW	0.0
4	LPGLIRCEN	can also choose not to turn off RC64K.	RW	0x0
	185	Note: This feature can only be used when the		
	-1(2)	system is woken up by GPIO in Sleep low power		
3	*	mode. If the timer is TIMER2, the clock can		
	7-	not be turned off, resulting in TIMER2 has no		
		working clock and cannot wake up the system.		
		Program memory empty chip hardware automatic		
3	CMCEDIS	check function off bit	RW	0x0
		By default, when the chip is powered on, it		

		will automatically check whether there is a		
		burning program in the program memory. If		
		there is no burning program, it will hold the		
		cpu and not run any programs.		
		0x0: Enable empty chip automatic check		
		function		
		Ox1: Disable the automatic check function for		
		empty slices	XX7 c	
		hold the CPU enable in test mode		
		Note: User programs do not write this		
	ТМНСРИ	register casually, it will cause the risk of	DW	0.0
2		abnormal system function!!	RW	0x0
		OxO: Do not hold CPU		
		0x1: hold CPU		
		Stop Low power mode enabled		
1	STOP	0x0: Closed	RW	0x0
		Ox1: On, enter Stop low power mode	_	
		Sleep Low power mode enabled		
0	SLEEP	0x0: Off	RW	0x0
		0x1: On, enter Sleep low power mode		

7. System Control module

7.1. Feature Overview

The system control module is mainly used to manage and configure the system functions, including the system analog module, clock source, power supply system, clock management system, low power consumption and wake-up system and other system function configuration.

7.2. Register list

Table 7.1 List of system registers

Address	Register Name	Description
0x08 (XSFR)	SYS_CONO	SYS_CONO register
0x09 (XSFR)	SYS_CON1	SYS_CON1 register
OxOA (XSFR)	SYS_CON2	SYS_CON2 register
0x0B (XSFR)	SYS_CON3	SYS_CON3 register
0x0C (XSFR)	SYS_CON4	SYS_CON4 register
0x0D (XSFR)	SYS_CON5	SYS_CON5 register
0x10 (XSFR)	CLK_CONO	CLK_CONO register
0x11 (XSFR)	CLK_CON1	CLK_CON1 register
0x12 (XSFR)	CLK_CON2	CLK_CON2 register
0x13 (XSFR)	CLK_CON3	CLK_CON3 register
0x14 (XSFR)	CLK_CON4	CLK_CON4 register
0x15 (XSFR)	CLK_CON5	CLK_CON5 register
0x16 (XSFR)	CLK_CON6	CLK_CON6 register
0x28 (XSFR)	IO_MAP	IO_MAP register
0x2A (XSFR)	IO_MAP1	IO_MAP1 register
0x30 (XSFR)	AIP_CONO	AIP_CONO register
0x31 (XSFR)	AIP_CON1	AIP_CON1 register
0x32 (XSFR)	AIP_CON2	AIP_CON2 register
0x33 (XSFR)	AIP_CON3	AIP_CON3 register
0x34 (XSFR)	AIP_CON4	AIP_CON4 register
OxAB (SFR)	WKUP_CONO	WKUP_CONO register

OxAC (SFR)	WKUP PND	WKUP PND register
OXAC (SFR)	WKUT_FIND	WKOF_FND legister
0xBE (SFR)	LP_CON	LP_CON register
0xBF (SFR)	SYS_PND	SYS_PND register

7.3. Register details

7. 3. 1. SYS_CONO

Addr = 0x08 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7	STMR1SOFTRST	Advanced Timer1 Soft reset 0x0: Soft reset 0x1: Soft reset release	RW	0x1
6	TMR2SOFTRST	Basic Timer2 Soft reset 0x0: Soft reset 0x1: Soft reset release	RW	0x1
5	TMR1SOFTRST	Basic Timer1 soft reset 0x0: Soft reset 0x1: Soft reset release	RW	0x1
4	TMROSOFTRST	Basic TimerO soft reset 0x0: Soft reset 0x1: Soft reset release	RW	0x1
3	-1935 -1935	_	-	-
2	SPI0S0FTRST	SPIO soft reset 0x0: Soft reset 0x1: Soft reset release	RW	0x1
1	UART1SOFTRST	UART1 Soft reset 0x0: Soft reset	RW	0x1

		0x1: Soft reset release		
		UARTO Soft reset		
0	UARTOSOFTRST	0x0: Soft reset	RW	0x1
		0x1: Soft reset release		

7. 3. 2. SYS_CON1

Addr = 0x09 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:6	MEMDVS[1:0]	On-chip SRAM dynamic voltage scaling value Note: The user should never configure this register, otherwise it will cause the chip to behave indeterminately !!!	RW	0x0
5	FASTRSTEN	Quick reset wakeup Sleep Mode enabled This feature is mainly configured to save reset time when set to wake sleep by reset in sleep low power mode 0x0: Off 0x1: Open	RW	0x0
4	GPIOSOFTRST	<pre>GPIO module soft reset 0x0: Soft reset 0x1: Soft reset release</pre>	RW	0x1
3	ADCSOFTRST	ADC Soft Reset 0x0: Soft reset 0x1: Soft reset release	RW	0x1
2	WDTSOFTRST	Watchdog soft reset 0x0: Soft reset 0x1: Soft reset release	RW	0x1
1	CRCSOFTRST	CRC Soft reset 0x0: Soft reset 0x1: Soft reset release	RW	0x1
0	STMR2SOFTRST	Advanced Timer2 Soft reset	RW	0x1

	0x0: Soft reset	
	Ox1: Soft reset release	

7. 3. 3. SYS_CON2

Addr = OxOA (XSFR)

Bit(s)	Name	Description	R/W	Reset
7	_	-	-	-
6	TMR2SWSYNCBPS	Base Timer2 software sync bypass enable bit 0x0: Off 0x1: Open	RW	0x1
5	IODBSSOFTRST	IO debouce module soft reset 0x0: Soft reset 0x1: Soft reset release	RW	0x1
4	_	- 427	I	_
3	TMR22IREN	The basic Timer2 is combined with the advanced Timer2 to complete the infrared send function enable bit The basic Timer2 is used as the carrier PWM, and the advanced Timer2 channel A is used as the modulated wave PWM Ox0: Off Ox1: Open	RW	0x0
2:1	- %5	_	=	-
0	LVDVCCWKEN	LVDVCC wakes the enable bit 0x0: Off 0x1: Open	RW	0x0

Note: Bits in the SYS_CON2 register are reserved for special test functions, user programs cannot write operations at will, which may bring system risks!

7. 3. 4. SYS_CON3

Addr = 0x0B (XSFR)

Bit(s)	Name	Description	R/W	Reset
		The time configuration for the low-power		
7:6		Sleep Mode process to exit the low-power LDO		
		delay	X/AC)
		Low power mode into the system clock switch		
		to low speed must be set before the RC 64 KHZ,	RW	
	EXTSLPCNT	so the delay time = n * T64k		0x0
		0 x0:1 cycle system		
		0x1:2 system cycles		
		0x2:3 system cycles		
		0x3:4 system cycles (recommended		
		configuration)		
		The low-power Sleep Mode process quits the		
		delay time configuration that turns on the		
		program memory power in the low-power process		
		Low power mode into the system clock switch		
5:4	CMPUPCNT	to low speed must be set before the RC 64 KHZ,		0x0
0.1	CMI OI CIVI	so the delay time = n * T64k	I(W	OXO
	/	0x0:1 system cycles		
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0x1:2 system cycles		
	,ZX	0x2:3 system cycles		
	*5	0 x3: four system cycle (recommended)		
	1.75	The low-power Sleep Mode process turns on the		
	-1(5/3)	main LDO delay time configuration		
3	%	The system clock must be switched to a low		
	7	speed RC of 64KHz before entering the		
3:2	OPMLDOCNT	low-power sleep mode, so the delay time	RW	0x0
		=n*T64k		
		0x0:1 system cycles		
		0x1:2 system cycles		
		0x2:3 system cycles		

		0x3:4 system cycles (recommended configuration)		
1:0	CLSMLDOCNT	The low-power Sleep Mode process turns off the main LDO delay time configuration The system clock must be switched to a low speed RC of 64KHz before entering the low-power sleep mode, so the delay time =n*T64k 0x0:1 system cycles 0x1:2 system cycles 0x2:3 system cycles 0x3:4 system cycles (recommended configuration)	RW	0x0

7. 3. 5. SYS_CON4

Addr = 0x0C (XSFR)

Bit(s)	Name	Description	R/W	Reset
		P07 Input filter function enable bit		
7	PO7DBSEN	0x0: Closed	RW	0x0
		0x1: Open		
		P06 Input filter function enable bit		
6	PO6DBSEN	0x0: Off	RW	0x0
	X-5	0x1: Open		
	1/5	P05 Input filter function enable bit		
5	P05DBSEN	0x0: Off	RW	0x0
	K_TY	0x1: Open		
	ŸI.	P04 Input filter function enable bit		
4	PO4DBSEN	0x0: Off	RW	0x0
		0x1: Open		
		PO3 Input filter function enable bit		
3	P03DBSEN	0 x0: closed	RW	0x0
		0x1: Open		

2	PO2DBSEN	P02 Input filter function enable bit 0x0: Off 0x1: Open	RW	0x0
1	P01DBSEN	P01 Input filter function enable bit 0x0: Off 0x1: Open	RW	0x0
0	POODBSEN	P00 Input filter function enable bit 0x0: Off 0x1: Open	RW	0x0

7. 3. 6. SYS_CON5

Addr = 0x0D (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:6	_	2/2 '	ĺ	-
5	P15DBSEN	P15 Input filter function enable bit 0x0: Off 0x1: Open	RW	0x0
4	P14DBSEN	P14 Input filter function enable bit 0x0: Off 0x1: Open	RW	0x0
3	P13DBSEN	P13 Input filter function enable bit 0x0: Off 0x1: Open	RW	0x0
2	P12DBSEN	P12 Input filter function enable bit 0x0: Off 0x1: Open	RW	0x0
1	P11DBSEN	P11 Input filter function enable bit 0x0: Closed 0x1: Open	RW	0x0
0	P10DBSEN	P10 Input filter function enable bit	RW	0x0

0x0: Off	
0x1: Open	

7.3.7. CLK_CONO

Addr = 0x10 (XSFR)

Addr	= 0x10 (XSFR)		.X/^ 0	
Bit(s)	Name	Description	R/W	Reset
7	-	- F	-	_
6	CMPDBSSEL	Comparator filters clock selection bits 0x0: Select eflash_clk 0 x1: select sys_clk	RW	0x0
5:4	PODBSCLKSEL	P0 filters the clock selection bits 0x0: Select hirc_div_clk 0x1: Select xoscm 0x2: Select sys_clk 0x3: Select rc64k	RW	0x0
3:2	CLKTOIOSEL	IO output clock source selection bit 0 x0: select sys_clk 0x1: Select hirc_div_clk 0x2: Select lirc 0x3: Select xoscm	RW	0x0
1:0	SYSCLKSEL	System clock selection bit 0x0: Select rc64k 0x1: Select xoscm 0x2: Select hirc_div_clk 0x3: Select hirc_clk	RW	0x0

7.3.8. CLK_CON1

Addr = 0x11 (XSFR)

Bit(s)	Name	Description	R/W	Reset
DIC(2)	Name	Description	1\/ W	weser

7:6	P1DBSCLKSEL	P1 Filter clock selection bit 0x0: Select hirc_div_clk 0x1: Select xoscm 0 x2: select sys_clk 0x3: Select rc64k	RW	0x0
5:3	HIRCCLKDIV	High speed HRCOSC clock source division setting Configuration ratio is n+1 clock 0x0: Regardless of frequency 0x1:2 frequency division 0x2:3 split frequency 0 x6:7 points frequency 0x7: Off	RW	0x6
2:0	CLKTOIODIV	IO output clock source divider setting Configure the ratio for n+1 clocks 0x0: Regardless of frequency 0x1:2 frequency division 0x2:3 split frequency 0 x6:7 points frequency 0x7: Off	RW	0x0

7. 3. 9. CLK_CON2

Addr = 0x12 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:4	<u> </u>	1	I	-
		System clock division setting		
		The configuration ratio is n+1 clocks		
3:0	SYSCLKDIV	0x0: Regardless of frequency	RW	0x0
		0x1:2 frequency division		
		0x2:3 split frequency		

0 xe: 15 points and frequency
0xF: Off

7. 3. 10. CLK_CON3

Addr = 0x13 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7	TMR2CLKEN	Basic Timer2 module clock enable bit 0x0: Turn off the clock 0x1: Turn the clock on	RW	0x1
6	TMR1CLKEN	Basic Timer1 module clock enable bit 0x0: Turn off the clock 0x1: Turn the clock on	RW	0x1
5	TMROCLKEN	The basic TimerO module clock enable bit 0x0: Turn off the clock 0x1: Turn the clock on	RW	0x1
4	CRCCLKEN	CRC module clock enable bit 0x0: Turn off the clock 0x1: Turn the clock on	RW	0x1
3	- //	Ť.	=	=
2	SPIOCLKEN	SPIO module clock enable bit 0x0: Turn off the clock 0x1: Turn the clock on	RW	0x1
1	UART1CLKEN	UART1 module clock enable bit 0x0: Turn off the clock 0x1: Turn the clock on	RW	0x1
0	UARTOCLKEN	UARTO module clock enable bit 0x0: Turn off the clock 0x1: Turn the clock on	RW	0x1

7.3.11. CLK_CON4

Addr = 0x14 (XSFR)

Bit(s)	Name	Description	R/W	Reset
		Test the clock enable bit		
7	TESTCLKEN	0x0: Turn off the clock	RW	0x0
		0x1: Turn the clock on	X/A C	
6	_	-		I
		On-chip SRAM clock enable bit		
5	RAMCLKEN	0x0: Turn off the clock	RW	0x1
		0x1: Turn the clock on		
		Comparator debouce clock enable bit		
4	CMPDBSCLKEN	0x0: Turn off the clock	RW	0x1
		0x1: Turn the clock on		
3:2	_	- 37>		-
		Advanced Timer2 module clock enable bit		
1	STMR2CLKEN	0x0: Turn off the clock	RW	0x1
		0x1: Turns on the clock		
		Advanced Timer1 module clock enable bit		
0	STMR1CLKEN	0x0: Turn off the clock	RW	0x1
		0x1: Turn the clock on		

7. 3. 12. CLK_CON5

Addr = 0x15 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:6		_	_	-
		Basic Timer2 module clock selection bit		
		0x0: Select sys_clk		
5:4	TMR2CLKSEL	0x1: Select xoscm	RW	0x0
		0x2: Select hirc_div_clk		
		0x3: Select rc64k		

3:2	LVDDBSCLKSEL	LVD module filters the clock source selection bit 0x0: Select sys_clk 0x1: Select hirc_div_clk 0x2: Select xoscm 0x3: Select rc64k	RW	0x0
1	_	_	_	=
0	TCLKEN	Test clock 1 enable bit 0x0: Turn off the clock 0x1: Turn the clock on	RW	0x1

7.3.13. CLK_CON6

Addr = 0x16 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:6	_	-	ı	I
5:0 MCLKDIV	MCLKDIV	Memory burn clock divider setting Configuration ratio is n+1 clock 0x00: Regardless of frequency 0x01:2 frequency division 0x02:3 split frequency	RW	- 0x0
	- * /_	Frequency 0 x3e: 63 points 0x3F: Off		

7. 3. 14. AIP_CONO

Addr = 0x30 (XSFR)

Bit(s)	Name	Description	R/W	Reset
		HRC clock enable signal		
7	HRCEN	0x0: Off	RW	0x0
		0x1: Open		

		HRC clock frequency fine tuning (step=1%)		
6:0	HRCSC	0x00: 1ow	RW	0x48
	imoso		1(1)	0.710
		0 x7f: high		

7. 3. 15. AIP_CON1

Addr = 0x31 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7	_	- 40	ı	-
6:5	HRCSCADD_B2T01	HRC clock frequency fine-tuned 2 bits higher (step=0.5%) 0x0: low	RW	0x1
		0 x3: high		
4	HRCTESTEN	HRC internal analog voltage test enable signal 0x0: Off 0x1: Open	RW	0x0
3	XOSCEN	Crystal's enable signal 0x0: Closed 0x1: Open	RW	0x0
2	XOSCHY	Output clock lag window selection 0x0: No hysteresis 0x1: There is +-10% hysteresis	RW	0x1
1	HRCSCADD_B0	1 bit lower for HRC clock frequency fine tuning (step=0.5%)	RW	0x0
0	HRCSR	HRC clock frequency coarsely tuned 0x0:16MHz 0x1:32MHz	RW	0x1

7. 3. 16. AIP_CON2

Addr = 0x32 (XSFR)

Bit(s)	Name	Description	R/W	Reset
		The CMP enable signal in the ADC		
7	ADCCMPEN	0x0: Off	RW	0x0
		0x1: Open	X/A O	
		Comparator calibration function enable	No.	
6	ADCCMDTDIMEN	signal in ADC	DW	00
0	ADCCMPTRIMEN	0x0: Off	RW	0x0
		0x1: Open		
5:0	ADCCMPTRIM	Comparator calibration value in ADC	RW	0x0
3.0		MSB: Symbol is, low 5 is numerical value	IVW	UXU

7. 3. 17. AIP_CON3

Addr = 0x33 (XSFR)

Bit(s)	Name	Description	R/W	Reset
		Keep registers		
7:6	ADCDUMMY	 dit 6>VDDACMP test is able to switch	RW	0x0
		 t 7> reserved		
	<i>y</i> /	ADC test signal selection		
	***	0 x0: VREFP		
5:4	ADCTENSEL	0 x1: reservations	RW	0x3
	-1523	0 x2: reservations		
		0x3: Turn off test signal		
3	冰.	The ADC selection signal external reference		
		0 x0: not to choose external reference		
2.0	ADOCEL EVDEE	0 x1: select EXREFO for reference voltage	DW	0.0
3:2	ADCSELEXREF	0 x2: select EXREF1 for reference voltage	RW	0x0
		0 x3: illegal state		
		Note: when selecting an external reference,		

		must choose to shut down the internal reference!		
		ADC biassel current selection		
		0x0:0.75X		
1:0	ADCBIASSEL	0x1:1X	RW	0x1
		0x2:1X		
		0x3:1.25X		

7. 3. 18. AIP_CON4

Addr = 0x34 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7	_		-	-
6	ADCPADFORCE	Force the ATO to the ADC input port For testing	RW	0x0
5	ADCSELTRIMIB	ADC calibration current selection $0x0:1X$ $0x1:2X$	RW	0x0
4	ADCSELINREF	The internal reference in the ADC enables the signal 0x0: Off 0x1: Open To select the internal reference, you must first disconnect the external reference	RW	0x1
3	ADCCMPBSSEL	Comparator bias current selection in ADC $0x0:1X$ $0x1:1.25X$	RW	0x0
2	ADCVCMSEL	ADC common mode voltage selection 0x0:0.375 fullscale 0x1:0.5 fullscale	RW	0x1
1	ADCVREFSEL	Internal reference voltage selection signal in the ADC $0x0\!:\!1.2V$	RW	0x1

		0x1:2.4V		
		The ADC biasen current can make the signal		
0	ADCBIASEN	0x0: Off	RW	0x0
		0x1: Open		

7.3.19. IO_MAP

Addr = 0x28 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7	WKUPIN3	Low-power mode wakeup channel 3 input pin selection 0x0: P13 is not selected 0 x1: select P13	RW	0x0
6	WKUPIN2	Low power mode wakeup channel 2 input pin selection 0x0: P12 is not selected 0x1: Select P12	RW	0x0
5	WKUPIN1	Low power mode wakeup channel 1 input pin selection 0x0: P10 is not selected 0x1: Select P10	RW	0x0
4	WKUPINO	Low power mode wakeup channel 0 input pin selection 0x0: P07 is not selected 0x1: Select P07	RW	0x0
3:2	CLKTOIOMAP	IO pin output clock source function to choose a foot 0x0: Turn off IO output clock function 0x1: Select the PO4 output clock 0x2: Select PO5 output clock 0x3: Select P12 output clock	RW	0x0
1:0	ISPMAP	Choose a burning/debugging pin feet 0 x0: close the burning/debugging	RW	0x1

capabilities	
0x1: Select P10 [HCK],P07 [HDA]	
0x2: Select P00 [HCK],P01 [HDA]	
0x3: Turn off the burn/debug function	

7.3.20. IO_MAP1

Addr = 0x2A (XSFR)

Bit(s)	Name	Description	R/W	Reset
7	MEMDVSE	On-chip SRAM dynamic voltage scaling value enable bit Note: The user should never configure this register, otherwise it will cause the chip to behave indeterminately !!!!	RW	0x0
6:5	MEMDVS[3:2]	On-chip SRAM dynamic voltage scaling values Note: The user should never configure this register, otherwise it will cause the chip to behave indeterminately !!!!	RW	0x0
4	RSTBEN	RSTB reset function enable bit 0x0: Disable RSTB reset function 0x1: Turn on RSTB reset function	RW	0x0
3:2	MPDNCNT	The low-power Sleep Mode flow enters the delay time configuration to turn off the program memory power The system clock must be switched to a low speed RC of 64KHz before entering the low-power sleep mode, so the delay time =n*T64k. 0x0:1 system cycles 0x1:2 system cycles 0x2:3 system cycles 0x3:4 system cycles (recommended configuration)	RW	0x0

		RSTB reset pin selection		
		0x0: Do not select any pin foot as the reset		
		function foot		
1:0	RSTBSEL	0x1: Select P00 as the reset pin	RW	0x0
		0x2: Select P05 as the reset pin		
		0x3: Select P00, P05 as the reset pin, the		
		actual POO is effectively reset		

7. 3. 21. SYS PND

Addr = 0xBF (SFR)

Bit(s)	Name	Description		Reset
7:6	_	- ***	-	-
5	SLPSTACLR	Write 1 Clear the system sleep flag bit	RW	0x0
4	SFTRSTCLR	Write 1 Clear the system soft reset flag bit	RW	0x0
3:2	_	-	-	-
1	SLPPND	System sleep flag bit	RW	0x0
0	SFTRSTPND	System soft reset flag bit Write 1 System soft reset.	RW	0x0

8. Interrupt the system

8.1. Interrupt Overview

The TX8C101x supports up to 14 interrupt sources. Each interrupt source has an independent interrupt enable signal, and its enable switch can be controlled by software. The interrupt controller has the following features:

- Receive interrupts from 14 interrupt sources
- Each interrupt has a fixed interrupt number, and the smaller the interrupt number, the higher the priority

• Interrupt latency: 5~8 machine cycles

8.2. Structure block diagram




Figure 8-1 Interrupt structure diagram

8.3. Interrupt vector table

Interrupt controller supports 14 interrupt sources. When an interrupt occurs and the interrupt is enabled, jump to the corresponding vector address to execute the LCALL instruction to enter the interrupt service routine.

Table 8.1 Interrupt vector table

Interrupt sources	Interrupt level	Interru pt number	Interrupt address	Instructions
LVD	low	0	0003Н	Low pressure test
P0	low	1	0006Н	PO port interrupt
P1	low	2	0009Н	P1 port interruption
TMRO	low	3	000СН	TMRO interrupted
TMR1	1ow	4	000FH	TMR1 interrupted
TMR2	low	5	0012Н	TMR2 interrupted
STMR1	1ow	6	0015Н	STMR1 interrupted
STMR2	1ow	7	0018H	STMR2 interrupted
ADC	low	8	001ВН	ADC conversion completion
COMP	low	9	001EH	Simulate comparator interrupts
	-	_	0021Н	-
UARTO	1ow	11	0024Н	UARTO state interrupted
UART1	low	12	0027Н	UART1 status interrupted
SPI0	low	13	002AH	SPIO interrupt
WDT/WKUP_PND	1ow	14	002DH	Watchdog interrupts

8.4. Register list

Table 8-2.List of interrupt registers

Address	Register Name	Description
OxA8 (SFR)	IEO	Interrupt Enable O Register
OxA9 (SFR)	IE1	Interrupt Enable 1 Register
0xB8 (SFR)	IPO	Interrupt Priority O Register
0xB9 (SFR)	IP1	Interrupt Priority 1 Register

8.5. Register details

8. 5. 1. IEO

Addr = 0xA8 (SFR)

Bit(s)	Name	Description	R/W	Reset
7	EA	Global Interrupt enabled 0 x0: ban all interrupts 0x1: Allow all interrupts that are not blocked	RW	0x0
6	STMR1	STMR1 Interrupt enabled 0x0: Disallow STMR1 interrupt 0 x1: allow STMR1 not blocked interrupts	RW	0x0
5	TMR2	TMR2 Interrupt enabled Ox0: TMR2 interrupt is forbidden Ox1: TMR2 interrupts that are not blocked are allowed		0x0
4	TMR1	TMR1 Interrupt enabled 0x0: TMR1 interrupt is forbidden	RW	0x0

		Ox1: TMR1 interrupts that are not blocked are		
		allowed		
		TMRO Interrupt enabled		
3	TMRO	0x0: TMRO interrupt is forbidden	RW	0x0
		Ox1: TMRO unblocked interrupts are allowed		
		GPI01 interrupt enabled		
	GP101	0x0: Disable GPI01 interrupt	RW	0.0
2		Ox1: GPIO1 interrupts that are not blocked		0x0
		are allowed		
		GPI00 Interrupt enabled		
1	GPI00	0 x0: GPI00 interrupt is prohibited	RW	0x0
		Ox1: GPIOO unblocked interrupts are allowed		
		LVD interrupt enabled		
0		0x0: LVD interrupt is forbidden	DW	0.0
	LVD	Ox1: Interrupts where the LVD is not blocked	RW	0x0
		are allowed		

8. 5. 2. IE1

Addr = OxA9 (SFR)

Bit(s)	Name	Description	R/W	Reset
7	WDT/WKUP	WDT/WKUP interrupt enabled 0x0: Disable WDT/WKUP interrupt 0x1: Interrupts where WDT/WKUP is not blocked are allowed	RW	0x0
6	SPI interrupt enabled 0x0: Disable SPI interrupt 0x1: Allow interrupts where SPI is not blocked		RW	0x0
5	UART1	UART1 Interrupt enabled 0x0: Disable UART1 interrupt 0 x1: allow UART1 not blocked interrupts		0x0
4	UARTO	UARTO interrupts enabled		0x0

		0 x0: UARTO interrupt is prohibited 0x1: Interrupts where UARTO is not blocked are allowed		
3	_	_	-	_
2	COMP	Comparator interrupt enabled 0x0: Comparator interrupt is forbidden 0x1: Interrupts where the comparator is not masked are allowed	RW	0x0
1	ADC	ADC interrupt enabled 0x0: ADC interrupt is forbidden 0x1: Interrupts where the ADC is not blocked are allowed	RW	0x0
0	STMR2	STMR2 Interrupt enabled 0x0: Disallow STMR2 interrupt 0x1: Interrupts that are not blocked by STMR2 are allowed	RW OxO	

8. 5. 3. IPO

Addr = 0xB8 (SFR)

Bit(s)	Name	Description		Reset
7	//	_	ı	-
6	STMR1	STMR1 Interrupt priority 0x0: The priority level is 0	RW	0x0
	177 - X	Ox1: Priority level is 1		
	SK-V	TMR2 Interrupt priority		
5	TMR2	0x0: The priority level is 0	RW	0x0
		Ox1: Priority level is 1		
		TMR1 Interrupt priority		
4	TMR1	0x0: The priority level is 0	RW	0x0
		Ox1: Priority level is 1		
3	TMRO	TMRO Interrupt priority	RW	0x0

		0x0: The priority level is 0		
		Ox1: Priority level is 1		
		GPI01 Interrupt priority		
2	GPI01	0x0: The priority level is 0	RW	0x0
		Ox1: Priority level is 1		
		GPI00 Interrupt priority		
1	GPIOO	0x0: The priority level is 0	RW	0x0
		Ox1: Priority level is 1	KYZ.	,
		LVD interrupt priority		
0	LVD	0x0: The priority level is 0	RW	0x0
		Ox1: Priority level is 1		

8. 5. 4. IP1

Addr = 0xB9 (SFR)

Bit(s)	Name	Description	R/W	Reset
		WDT/WKUP Interrupt priority		
7	WDT/WKUP	0x0: The priority level is 0	RW	0x0
		0x1: The priority level is 1		
		SPI Interrupt priority		
6	SPI	0x0: The priority level is 0	RW	0x0
		Ox1: Priority level is 1		
		UART1 Interrupt priority		
5	UART1	0x0: The priority level is 0	RW	0x0
	1/15	Ox1: Priority level is 1		
UARTO Int		UARTO Interrupt priority		
4	UARTO	0x0: The priority level is 0	RW	0x0
	7"	Ox1: Priority level is 1		
3		-		_
		Comparator interrupt priority		
2	COMP	0x0: The priority level is 0	RW	0x0
		Ox1: Priority level is 1		

1	ADC	ADC interrupt priority 0x0: The priority level is 0	RW	0x0
		0x1: Priority level is 1		
		STMR2 Interrupt priority		
0	STMR2	0x0: The priority level is 0	RW	0x0
		Ox1: Priority level is 1		

8.6. The interrupt priority and interrupt nesting

Chip regulations two interrupt priority level, which can realize interrupt nesting level 2. When an interrupt has responded, if there is a request from a high-level interrupt, the latter can interrupt the former to achieve interrupt nesting. Each interrupt can be configured with a priority level of 0-1. The interrupt priority level, the greater the interrupt priority is higher. The same level is not nested, using the principle of time first, first come first execution.

9. I/O port

9.1. Structure diagram




Figure 9-1 IO structure

9.2. The register list

Table 9-1 GPIO registers list

Address	Register Name	Description
X-7		
0 x80 (SFR)	PO	PO data register
71		
0 x50 (XSFR)	PO_PU	PO pull-up enable register
0 x51 (XSFR)	PO_PD	PO pull-down enable register
0 x52 (XSFR)	PO_MDO	PO mode register O
0 x53 (XSFR)	PO_MD1	PO mode register 1

0x54 (XSFR)	PO_AFO	PO alternal function config register 0
0 x55 (XSFR)	PO_AF1	PO alternal function config register 1
0x56 (XSFR)	PO_TRGO	PO interrupt trigger config register O
0x57 (XSFR)	PO_TRG1	PO interrupt trigger config register 1
0 x58 (XSFR)	PO_PND	PO interrupt pending register
0x59 (XSFR)	PO_IMK	PO interrupt mask register
Ox5A (XSFR)	PO_AIOEN	PO analog function enable register
0x5B (XSFR)	PO_DRV	PO driving current config register
0x5C (XSFR)	P0_0D	PO open-drain enable register
0x90 (SFR)	P1	P1 data register
0x60 (XSFR)	P1_PU	P1 pull-up enable register
0x61 (XSFR)	P1_PD	P1 pull-down enable register
0x62 (XSFR)	P1_MD0	P1 mode register 0
0x63 (XSFR)	P1_MD1	P1 mode register 1
0x64 (XSFR)	P1_AF0	P1 alternal function config register 0
0x65 (XSFR)	P1_AF1	P1 alternal function config register 1
0x66 (XSFR)	P1_TRGO	P1 interrupt trigger config register 0
0x67 (XSFR)	P1_TRG1	P1 interrupt trigger config register 1
0 x68 (XSFR)	P1_PND	P1 interrupt pending register
0x69 (XSFR)	P1_IMK	P1 interrupt mask register
0x6A (XSFR)	P1_AIOEN	P1 analog function enable register
0 x6b (XSFR)	P1_DRV	P1 driving current config register
0x6C (XSFR)	P1_0D	P1 open-drain enable register

9.3. Register details

9.3.1. PO

Addr = 0x80 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	P0	PO data register	RW	0x00

9. 3. 2. PO_PU

Addr = 0x50 (XSFR)

Bit(s)	Name	Description	R/W	Reset
		P07 pull-up resistor (30K) enable control bit		
7	P07PU	0x0: Off	RW	0x0
		0x1: Open		
		P06 Pull-up resistor (30K) enable control bit		
6	P06PU	0x0: Off	RW	0x0
		0x1: Open		
		P05 pull-up resistor (30K) enable control bit		
5	P05PU	0x0: Off	RW	0x0
	4	0x1: Open		
	P04PU	P04 Pull-up resistor (30K) enables the		
4		control bit	RW	0x0
4	F04F0	0x0: Off	IVW	UXU
	1.21-75	0x1: Open		
	K. Y.	P03 Pull-up resistor (30K) enable control bit		
3	PO3PU	0x0: Off	RW	0x0
		0x1: Open		
		PO2 Pull-up resistor (30K) enables the		
2	PO2PU	control bit	RW	0x0
4	1 0250	0x0: Off	IVW	UXU
		0x1: Open		

1	PO1PU	P01 Pull-up resistor (30K) enables the control bit 0x0: Off 0x1: Open	RW	0x0
0	POOPU	P00 pull-up resistor (30K) enables the control bit 0x0: Off 0x1: Open	RW	0x0

9.3.3. PO_PD

Addr = 0x51 (XSFR)

Bit(s)	Name	Description	R/W	Reset
		P07 pull-down resistor (30K) enables control		
7	P07PD	bit	RW	0x0
'	FOTED	0x0: Off	IVW	UXU
		0x1: Open		
		P06 pull-down resistor (30K) enables control		
6	P06PD	bit	RW	00
0	PUOPD	0x0: 0ff	KW	0x0
		0x1: Open		
	P05PD	P05 pull-down resistor (30K) enables control		
5		bit	RW	0x0
5	POSPD	0x0: Closed	KW	UXU
	XIS	0x1: Open		
	-12%	P04 Pull-down resistor (30K) enables the		
	DO ADD	control bit	DW	0.0
4	PO4PD	0x0: Off	RW	0x0
		0x1: Open		
		P03 Pull-down resistor (30K) enables control		
,	DOSDD	bit	DW	00
3	PO3PD	0x0: Off	RW	0x0
		0x1: Open		

2	PO2PD	P02 pull-down resistor (30K) enables the control bit 0x0: Off 0x1: Open	RW	0x0
1	PO1PD	P01 pull-down resistor (30K) enables the control bit 0x0: Off 0x1: Open	RW	0x0
0	POOPD	P00 pull-down resistor (30K) enables control bit 0x0: Off 0x1: Open	RW	0x0

9.3.4. PO_MDO

Addr = 0x52 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:6	PO3MD	P03 mode configuration bit 0 x0: input mode 0 x1: output mode 0 x2: multi-function IO model 0x3: Analog IO mode	RW	0x0
5:4	PO2MD	P02 pattern configuration 0 x0: input mode 0x1: Output mode 0 x2: multi-function IO model 0x3: Analog IO mode	RW	0x0
3:2	P01MD	P01 pattern configuration 0 x0: input mode 0 x1: output mode 0 x2: multi-function IO model 0 x3: simulate the IO model Note: if you burn the mouth as P01 requires	RW	0x0

		the corresponding will IO_MAP (1-0), namely		
		ISPMAP is set to 0 x03, to switch to a GPIO		
		function		
		P00 pattern configuration		
		0 x0: input mode		
		0 x1: output mode		
1.0	DOOMD	0 x2: multi-function IO model	DW	0.0
1:0	POOMD	0x3: Simulated IO mode	RW) 0x0
		Note: If the burn port is POO, you need to		
		correspondingly set IO_MAP[0:1], i.e.,		
		ISPMAP to 0x03 to switch to GPIO function		

9.3.5. PO_MD1

Addr = 0x53 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:6	P07MD	P07 Mode configuration bit 0x0: Input mode 0x1: Output mode 0x2: Multi-function IO mode 0 x3: simulate the IO model Note: if you burn the mouth as P07 requires the corresponding will IO_MAP (1-0), namely ISPMAP is set to 0 x03, to switch to a GPIO function	RW	0x0
5:4	P06MD	P06 pattern configuration 0x0: Input mode 0x1: Output mode 0x2: Multi-function IO mode 0x3: Analog IO mode	RW	0x0
3:2	PO5MD	P05 mode configuration bit 0x0: Input mode 0x1: Output mode	RW	0x0

		0x2: Multi-function IO mode		
		0 x3: simulate the IO model		
		P04 pattern configuration		
		0 x0: input mode		
1:0	PO4MD	0 x1: output mode	RW	0x0
		0x2: Multi-function IO mode		
		0 x3: simulate the IO model		

9. 3. 6. PO_AFO

Addr = 0x54 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:6	P03AF	PO3 multi-function mode, function configuration 0x0: STMR1_CHA function 0 x1: SPIO_DIO function 0x2: STMR2_CHB function 0x3: PORT_WKUP_IN3 function	RW	0x0
5:4	P02AF	P02 multifunctional mode, function configuration 0 x0: STMR1_CHB function 0x1: SPI0_CLK function 0 x2: reservations 0 x3: PORT_WKUP_IN2 function	RW	0x0
3:2	P01AF	P01 multifunctional mode, function configuration 0 x0: TMR2_PWM function 0 x1: UART1_TX function 0 x2: reservations 0 x3: PORT_WKUP_IN1 function	RW	0x0
1:0	P00AF	P00 In Multi-function mode, function configuration bit	RW	0x0

	0x0: TMR2_PWM function	
	0x1: UART1_RX function	
	0x2: Keep	
	0x3: PORT_WKUP_INO function	

9. 3. 7. PO_AF1

Addr = 0x55 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:6	P07AF	P07 multifunctional mode, function configuration 0x0: CMPO_DIG_OUT function 0x1: reserved 0x2: TMR2_PWM function 0x3: UARTO_RX function	RW	0x0
5:4	P06AF	P06 multifunctional mode, function configuration 0x0: STMR1_CHB function 0x1: TMR0_PWM function 0x2: STMR2_CHA function 0x3: PORT_WKUP_IN2 function	RW	0x0
3:2	P05AF	P05 In multi-function mode, function configuration bit 0x0: STMR2_CHA function 0x1: TMR0_CAP function 0x2: Keep 0x3: PORT_WKUP_IN1 function	RW	0x0
1:0	P04AF	P04 In Multi-function mode, function configuration bit 0x0: STMR2_CHB function 0 x1: CMP0_DIG_OUT function 0x2: Keep 0 x3: PORT_WKUP_INO function	RW	0x0

9.3.8. PO_TRGO

Addr = 0 x56 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:6	P03TRG	P03 interrupt trigger source configuration 0x0: Rising and falling edges are triggered 0x1: Falling edge triggered 0x2: Rising edge trigger	RW	0x0
5:4	P02TRG	O x3: along the trigger rising or falling PO2 Interrupt trigger source configuration bit Ox0: Rising and falling edge trigger O x1: falling edge trigger O x2: rising along the trigger Ox3: Rising and falling edge trigger	RW	0x0
3:2	P01TRG	P01 interrupt trigger source configuration 0 x0: along the trigger rising or falling 0 x1: falling edge trigger 0 x2: rising along the trigger 0 x3: along the trigger rising or falling	RW	0x0
1:0	POOTRG	P00 interrupt trigger source configuration 0 x0: along the trigger rising or falling 0 x1: falling edge trigger 0 x2: rising along the trigger 0 x3: along the trigger rising or falling	RW	0x0

9. 3. 9. PO_TRG1

Addr = 0x57 (XSFR)

Bit(s) Name	Description	R/W	Reset
-------------	-------------	-----	-------

7:6	P07TRG	P07 Interrupt trigger source configuration bit 0x0: Rising and falling edge trigger 0x1: Falling edge triggered 0x2: Rising edge trigger 0x3: Rising and falling edge trigger	RW	0x0
5:4	P06TRG	P06 interrupt trigger source configuration 0 x0: along the trigger rising or falling 0x1: Falling edge triggered 0x2: Rising edge trigger 0x3: Rising and falling edge trigger	RW	0x0
3:2	P05TRG	P05 interrupt trigger source configuration 0x0: Rising and falling edge triggered 0 x1: falling edge trigger 0x2: Rising edge trigger 0x3: Rising and falling edges are triggered	RW	0x0
1:0	P04TRG	P04 Interrupt trigger source configuration bit 0x0: Rising and falling edge trigger 0x1: Falling edge triggered 0x2: Rising edge trigger 0x3: Rising and falling edge trigger	RW	0x0

9.3.10. PO_PND

Addr = 0x58 (XSFR)

Bit(s)	Name	Description	R/W	Reset
	4	P07 Interrupt flag bit		
7	PO7PND	0x0: No interrupt was triggered	RW	0x0
		0x1: Triggered interrupt		
	DOCDND	P06 Interrupt flag bit	DW	0.0
6	P06PND	0x0: No interrupt was triggered	RW	0x0

		0x1: Triggered interrupt		
		P05 Interrupt flag bit		
5	PO5PND	0x0: No interrupt was triggered	RW	0x0
		0 x1: raise the interrupt		
		P04 Interrupt flag bit		
4	PO4PND	0x0: No triggered interrupt	RW	0x0
		0x1: Triggered interrupt		
		P03 interrupt flag	KYT	
3	PO3PND	0x0: No triggered interrupt	RW	0x0
		0x1: Triggered interrupt		
		P02 interrupt flag		
2	PO2PND	0 x0: not raise the interrupt	RW	0x0
		0x1: Triggered interrupt		
		P01 interrupt flag		
1	PO1PND	0x0: No triggered interrupt	RW	0x0
		0x1: Triggered interrupt		
		P00 interrupt flag		
0	POOPND	0x0: No interrupt was triggered	RW	0x0
		0x1: Triggered interrupt		

Note: write CPU PO_PND operation, and the clear all the pending!!!!!!

9.3.11. PO_IMK

Addr = 0 x59 (XSFR)

Bit(s)	Name	Description	R/W	Reset
ΔÝ	K-IV	P07 Interrupt masking bit		
7	PO7IMK	0x0: Turn off interrupt	RW	0x0
		0x1: Open interrupt		
		P06 Interrupt masking bit		
6	PO6IMK	0x0: Turn off interrupt	RW	0x0
		0x1: Open interrupt		
5	P05IMK	P05 Interrupt masking bit	RW	0x0

		0x0: Turn off interrupt		
		0 x1: open the interrupt		
		P04 Interrupt masking bit		
4	PO4IMK	0 x0: close the interrupt	RW	0x0
		0x1: Open interrupt		
		P03 Interrupt masking bit		
3	P03IMK	0x0: Turn off interrupt	RW	0x0
		0x1: Open interrupt	12/20	
		PO2 Interrupt shielded bit		
2	PO2IMK	0x0: Turn off interrupt	RW	0x0
		0 x1: open the interrupt		
		P01 Interrupt masking bit		
1	P01IMK	0x0: Interrupt is closed	RW	0x0
		0 x1: open the interrupt		
		P00 Interrupt masking bit		
0	POOIMK	0x0: Turn off interrupt	RW	0x0
		0 x1: open the interrupt		
		_'(Q')		
		AV		
9.3	. 12. PO_A]	IOEN		
A 1 1	0 E /VODD			
Addr	= 0 x5a (XSFR			
D:+(-)	NT.	1/24	D /W	D .

Bit(s)	Name	Description	R/W	Reset
7	PO7AIOEN	P07 Emulated enable bit 0x0: Off 0x1: Open	RW	0x0
6	P06AIOEN	P06 Emulated enable bit 0x0: Off 0x1: Open	RW	0x0
5	PO5AIOEN	P05 Emulated enable bit 0x0: Off 0x1: Open	RW	0x0
4	PO4AIOEN	P04 Simulate the enable bit 0x0: Off	RW	0x0

		0x1: Open		
		P03 Emulated enable bit		
3	PO3AIOEN	0x0: Off	RW	0x0
		0x1: Open		
		PO2 Simulate the enable bit		
2	PO2AIOEN	0x0: Off	RW	0x0
		0x1: Open		
		P01 Simulates the enable bit	KY7.	
1	PO1AIOEN	0x0: Off	RW	0x0
		0x1: Open		
		P00 Emulated enable bit		
0	POOAIOEN	0x0: Off	RW	0x0
		0x1: Open		

9.3.13. PO_DRV

Addr = 0x5B (XSFR)

Bit(s)	Name	Description	R/W	Reset
7	P07DRV	P07 Current drive capability configuration 0x0:10mA 0x1:50mA	RW	0x0
6	P06DRV	P06 Current drive capability configuration 0x0:10mA 0x1:50mA	RW	0x0
5	P05DRV	P05 Current drive capability configuration 0x0:10mA 0x1:50mA	RW	0x0
4	P04DRV	P04 Current drive capability configuration 0 x0:10 ma 0 x1:50 ma	RW	0x0
3	P03DRV	P03 Current drive capability configuration 0x0:10mA 0x1:50mA	RW	0x0

2	PO2DRV	P02 Current drive capability configuration 0x0:10mA 0x1:50mA	RW	0x0
1	P01DRV	P01 Current drive capability configuration 0x0:10mA 0x1:50mA	RW	0x0
0	POODRV	P00 Current drive capability configuration 0x0:10mA 0x1:50mA	RW	0x0

9. 3. 14. PO_OD

Addr = 0x5C (XSFR)

Bit(s)	Name	Description	R/W	Reset
7	P070D	P07 open-drain enable position 0x0: Off 0x1: Open	RW	0x0
6	P060D	P06 open-drain enable position 0x0: Off 0x1: Open	RW	0x0
5	P050D	P05 open-drain enable position $0x0$: Off $0x1$: Open	RW	0x0
4	P040D	P04 open-drain enable bit 0x0: Off 0x1: Open	RW	0x0
3	P030D	P03 open-drain enable position 0x0: Off 0x1: Open	RW	0x0
2	P020D	P02 open-drain enable position 0x0: Off 0x1: Open	RW	0x0
1	P010D	P01 open-drain enable position	RW	0x0

		0 x0: closed		
		0x1: Open		
		P00 open - drain can make a tapping		
0	P000D	0x0: Off	RW	0x0
		0x1: Open		

9. 3. 15. P1

 $Addr = 0 \times 90 \text{ (SFR)}$

Bit(s)	Name	Description	R/W	Reset
7:0	P1	PO data register	RW	0x1

9. 3. 16. P1_PU

Addr = 0x60 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:6	_	- ~ ~	ı	-
5	P15PU	P15 Pull-up resistor (30K) enable bit 0x0: Off 0x1: Open	RW	0x0
4	P14PU	P14 Pull-up resistor (30K) enable bit 0x0: Off 0x1: Open	RW	0x0
3	P13PU	P13 Pull-up resistor (30K) enable bit 0x0: Off 0x1: Open	RW	0x0
2	P12PU	P12 Pull-up resistor (30K) enable bit 0x0: Off 0x1: Open	RW	0x0
1	P11PU	P11 Pull-up resistor (30K) enable bit 0x0: Off 0x1: Open	RW	0x0

		P10 Pull-up resistor (30K) enable bit		
0	P10PU	0x0: Off	RW	0x0
		0x1: Open		

9.3.17. P1_PD

Addr = 0x61 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:6	_	-	_	-
5	P15PD	P15 pull-down resistor (30K) enable bit 0x0: Off 0x1: Open	RW	0x0
4	P14PD	P14 Pull-down resistor (30K) enable bit 0x0: Off 0x1: Open	RW	0x0
3	P13PD	P13 Pull-down resistor (30K) enable bit 0x0: Off 0x1: Open	RW	0x0
2	P12PD	P12 pull-down resistor (30K) enable bit 0x0: Off 0x1: Open	RW	0x0
1	P11PD	P11 pull-down resistor (30K) enable bit 0x0: Off 0x1: Open	RW	0x0
0	P10PD	P10 pull-down resistor (30K) enable bit 0x0: Off 0x1: Open	RW	0x0

9.3.18. P1_MD0

Addr = 0x62 (XSFR)

Bit(s) Name	Description	R/W	Reset
-------------	-------------	-----	-------

	1		1	
		P13 mode configuration bit		
		0x0: Input mode		
7:6	P13MD	0x1: Output mode	RW	0x0
		0x2: Multi-function IO mode		
		0x3: Analog IO mode		
		P12 Mode configuration bit		
		0x0: Input mode		
5:4	P12MD	0x1: Output mode	RW	0x0
		0x2: Multi-function IO mode		
		0x3: Analog IO mode	ĺ	
	P11_MD	P11 mode configuration bits		
		0x0: Input mode	RW	0x0
3:2		0x1: Output mode		
		0x2: Multi-function IO mode		
		0x3: Analog IO mode		
		P10 mode configuration bit		
		0x0: Input mode		
		0x1: Output mode		
1.0	D10 MD	0x2: Multi-function IO mode	DW	0.0
1:0	P10_MD	0x3: Analog IO mode	RW	0x0
		Note: If the burn port is P10, you need to set		
		IO_MAP[0:1], that is, ISPMAP to 0x03 to switch		
		to GPIO function		

9.3.19. P1_MD1

Addr = 0x63 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:4	_	-	_	_
	P15 mode configuration bit			
3:2	P15MD	0x0: Input mode	RW	0x0
3:2	L 1 9 MID	0x1: Output mode	ΚW	UXU
		0x2: Multi-function IO mode		

		Ox3: Analog IO mode		
		P14 Mode configuration bit		
		0x0: Input mode		
1:0	P14MD	0x1: Output mode	RW	0x0
		0x2: Multi-function IO mode		
		0x3: Analog IO mode		

9. 3. 20. P1_AF0

Addr = 0x64 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:6	P13AF	P13 In Multi-function mode, function configuration bit 0x0: STMR2_CHA function 0x1: STMR1_CHA function 0x2: TMR2_PWM function 0x3: UARTO_TX function	RW	0x0
5:4	P12AF	P12 In Multi-function mode, function configuration bit 0x0: STMR2_CHB function 0x1: STMR1_CHB function 0x2: TMR1_PWM 0x3: UART0_RX function	RW	0x0
3:2	P11AF	P11 In multi-function mode, function configuration bit 0x0: CMP1_DIG_OUT function 0x1: TMR2_CAP function 0x2: Keep 0x3: PORT_WKUP_IN3 function	RW	0x0
1:0	P10AF	P10 In Multi-function mode, function configuration bit 0x0: reserved	RW	0x0

	0x1: reserved	
	0 x2: reserved	
	0x3: reserved	

9. 3. 21. P1_AF1

Addr = 0x65 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:4	-	-	-	-
3:2	P15AF	P15 in multi-function mode, function configuration bit 0x0: CMPO_DIG_OUT function 0x1: TMR1_CAP function 0x2: Keep 0x3: PORT_WKUP_IN1 function	RW	0x0
1:0	P14AF	P14 multifunctional mode, function configuration 0 x0: CMP1_DIG_OUT function 0 x1: TMR0_CAP function 0x2: Keep 0x3: PORT_WKUP_INO function	RW	0x0

9. 3. 22. P1_TRG0

Addr = 0 x66 (XSFR)

Bit(s)	Name	Description	R/W	Reset
	YI.	P13 interrupt trigger source configuration		
		0 x0: along the trigger rising or falling		
7:6	P13TRG	0x1: Falling edge triggered	RW	0x0
		0x2: Rising edge trigger		
		0x3: Rising and falling edge trigger		
5:4	P12TRG	P12 interrupt trigger source configuration	RW	0x0

		0 x0: along the trigger rising or falling 0x1: Falling edge triggered 0x2: Rising edge trigger		
		Ox3: Rising and falling edge trigger		
3:2	P11TRG	P11 interrupt trigger source configuration 0 x0: along the trigger rising or falling 0x1: Falling edge triggered 0x2: Rising edge trigger 0x3: Rising and falling edge trigger	RW	0x0
1:0	P10TRG	P10 interrupt trigger source configuration 0 x0: along the trigger rising or falling 0x1: Falling edge triggered 0x2: Rising edge trigger 0x3: Rising and falling edges are triggered	RW	0x0

9. 3. 23. P1_TRG1

Addr = 0x67 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:4	1	-x-X	_	_
3:2	P15TRG	P15 Interrupt trigger source configuration bit 0x0: Rising and falling edge trigger 0x1: Falling edge triggered 0x2: Rising edge trigger 0x3: Rising and falling edge trigger	RW	0x0
1:0	P14TRG	P14 Interrupt trigger source configuration bit 0x0: Rising and falling edge trigger 0x1: Falling edge triggered 0x2: Rising edge trigger 0x3: Rising and falling edge trigger		0x0

9.3.24. P1_PND

Addr = 0x68 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:6	_	_	ΧżΛο	-
		P15 Interrupt flag bit	Kar	
5	P15PND	0x0: No triggered interrupt	RW	0x0
		0x1: Triggered interrupt		
		P14 interrupt flag		
4	P14PND	0 x0: not raise the interrupt	RW	0x0
		Ox1: Triggered interrupt		
		P13 interrupt flag		
3	P13PND	0 x0: not raise the interrupt	RW	0x0
		Ox1: Triggered interrupt		
		P12 Interrupt flag bit		
2	P12PND	0x0: No interrupt was triggered	RW	0x0
		0x1: Triggered interrupt		
		P11 Interrupt flag bit		
1	P11PND	0x0: No interrupt was triggered	RW	0x0
	/	0x1: Triggered interrupt		
	¥/	P10 Interrupt flag bit		
0	P10PND	0x0: No interrupt was triggered	RW	0x0
		Ox1: Triggered interrupt		

Note: CPU write P1_PND operation, and clear all pending!!

9. 3. 25. P1_IMK

Addr = 0x69 (XSFR)

Bit(s)	Name	Description	R/W	Reset
--------	------	-------------	-----	-------

7:6	-	-	_	_
		P15 Interrupt masking bit		
5	P15IMK	0x0: Turn off interrupt	RW	0x0
		0x1: Open interrupt		
		P14 Interrupt masking bit		
4	P14IMK	0x0: Turn off interrupt	RW	0x0
		0x1: Open interrupt	./. 0	
		P13 Interrupt masking bit	KIT	
3	P13IMK	0x0: Turn off interrupt	RW	0x0
		0x1: Open interrupt		
		P12 Interrupt masking bit		
2	P12IMK	0x0: Turn off interrupt	RW	0x0
		0x1: Open interrupt		
		P11 interrupt mask bit		
1	P11IMK	0 x0: close the interrupt	RW	0x0
		0x1: Open interrupt		
		P10 interrupt mask bit		
0	P10IMK	0 x0: close the interrupt	RW	0x0
		0x1: Open interrupt		

9. 3. 26. P1_AIOEN Addr = 0 x60

Addr = 0 x6a (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:6	- 1/1/2	_	ı	-
	-1(2)	P15 Simulates the enable bit		
5	P15AIOEN	0x0: Off	RW	0x0
	7"	0x1: Open		
		P14 Simulate the enable bit		
4	P14AIOEN	0x0: Off	RW	0x0
		0x1: Open		
	D19ATOEN	P13 Simulate the enable bit	DW	0.0
3	P13AIOEN	0x0: Off	RW	0x0

		0x1: Open		
		P12 Simulate the enable bit		
2	P12AIOEN	0x0: Off	RW	0x0
		0x1: Open		
		P11 Simulate the enable bit		
1	P11AIOEN	0x0: Off	RW	0x0
		0x1: Open		
		P10 Simulate the enable bit	KATO	_
0	P10AI0EN	0x0: Closed	RW	0x0
		0x1: Open		

9. 3. 27. P1_DRV

Addr = 0x6B (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:6	_	-	_	_
5	P15DRV	P15 Current drive capability configuration 0x0:10mA 0x1:50mA	RW	0x0
4	P14DRV	P14 current drive capacity configuration 0x0:10mA 0 x1:50 ma	RW	0x0
3	P13DRV	P13 Current drive capability configuration 0x0:10mA 0x1:50mA	RW	0x0
2	P12DRV	P12 Current drive capability configuration 0x0:10mA 0x1:50mA	RW	0x0
1	P11DRV	P11 Current drive capability configuration 0x0:10mA 0x1:50mA	RW	0x0
0	P10DRV	P10 Current drive capability configuration 0x0:10mA	RW	0x0

0x1:50mA

9.3.28. P1_OD

Addr = 0x6C (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:6	_	-	-	ı
		P15 open-drain enable bit		
5	P150D	0x0: Off	RW	0x0
		0x1: Open		
		P14 open-drain enable position		
4	P140D	0x0: Closed	RW	0x0
		0x1: Open		
		P13 open-drain enable bit		
3	P130D	0 x0: closed	RW	0x0
		0x1: Open		
		P12 open - drain can make a tapping		
2	P120D	0 x0: closed	RW	0x0
		0x1: Open		
		P11 open-drain enable bit		
1	P110D	0 x0: closed	RW	0x0
		0x1: Open		
	7-5	P10 open-drain enable bit		
0	P100D	0x0: Off	RW	0x0
	1-7	0x1: Open		

10. SPI module

10.1. Feature Overview

The functional features of the SPI module are as follows:

- It supports two-wire mode
- Support master-slave half duplex transceiver
- Polar-phase programmable serial clock
- With MCU interrupt transmission end mark
- ullet Main mode supports communication rates up to 8Mbps (F_{osc} =32MHz)

10.2. The module block diagram




Figure 10.2.1 SPI module block diagram

10.3. List of registers

Table 10-1 List of SPI registers

Address	Register Name	Description
0xF1 (SFR)	SPIO_CON	SPIO control register
0xF2 (SFR)	SPIO_BAUD	SPIO baud rate register
0xF3 (SFR)	SPIO_DATA	SPIO data register
0xF4 (SFR)	SPIO_STA	SPIO status register

10.4. Register details

10.4.1. SPIO_CON

Addr = 0xF1 (SFR)

Bit(s)	Name	Description	R/W	Reset
7	_	- 54	I	-
6	SPISM	Master and slave control bits 0x0: Host 0x1: Slave machine	RW	0x0
5	SPIRXTX	Spirxtx 4 Send receive control bits 0x0: Send data 0x1: Data received	RW	0x0
4	=\(\(\frac{1}{2}\)\rightarrow\(\frac{1}{2}\)	_	Π	-
3	SPIINTEN	SPI interrupt enable bit 0x0: Off 0x1: Open	RW	0x0
2	SPISMPSE1	Sampling mode selection bit 0x0: Start sampling from the second CLK clock edge 0x1: Start sampling from the first CLK clock	RW	0x0

		edge		
		Clock line idle state select bit		
1	SPIIDST	0x0: CLK idle is low	RW	0x0
		Ox1: CLK idle is high		
		SPI enable bit		
0	SPIEN	0x0: Off	RW	0x0
		0x1: Open		

10.4.2. SPIO_BAUD

Addr = 0xF2 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0 BAUD	BAUD	Baud rate control register	WO	0x0
		Calculate: BAUD rate = $c1k/(2*(BAUD+1))$		UXU

10.4.3. SPIO_DATA

Addr = 0xF3 (SFR)

Bit(s)	Name	Description	R/W	Reset
		Data register		
7:0	DATA	When enabled, write DATA to DATA to trigger	RW	-
	, \$5	send, read DATA to read the received data		

10. 4. 4. SPIO_STA

Addr = 0xF4 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:2	_	_	1	-
1	SPIINT	SPI interrupt flag	RO	0x0

		Write 1 to clear the zero		
		SPI status flag bit		
0	SPIPEND	0x0: Sending or receiving	RO	0x1
		0x1: Idle		

10.5. Instructions for Using the flow

- Host TX: Configure SPI_ENABLE bit, SPI_RX_TX with 0 means send, write the DATA to be sent to data trigger send.
- Host RX: Configure SPI_ENABLE bit, SPI_RX_TX with 1 means receive. Write any DATA to DATA trigger receive, receive complete (SPI_PENGING=1) read data read data.
- 3. Slave TX: Configure SPI_ENABLE bit, SPI_SM with 1 means slave mode, SPI_RX_TX with 0 means send. The DATA to be sent is written to DATA to trigger SPI to wait for the host clock.
- 4. Slave RX: Configure SPI_ENABLE bit, SPI_SM with 1 means slave mode, SPI_RX_TX with 1 means send. Writing any DATA to DATA triggers SPI to wait for the host clock.


11. UARTO/1 module

11.1. Feature Overview

UART module Features:

- Support half duplex
- Support for sending 9bit data
- Software parity is supported

11.2. Block diagram of modules



igure 11.2.1 Block diagram of UART module

11.3. List of registers

Table 11-1 List of UART registers

Address	Register Name	Description
0xF6 (SFR)	UARTO_CON	UARTO control register
0xF7 (SFR)	UARTO_STA	UARTO status register
0xF8 (SFR)	UARTO_BAUDO	The low eight bits of the UARTO baud rate register
0xF9 (SFR)	UARTO_BAUD1	The high eight bits of the UARTO baud rate register
0xFA (SFR)	UARTO_DATA	UARTO data register
0xFB (SFR)	UART1_CON	UART1 control register
OxFC (SFR)	UART1_STA	UART1 status register

0xFD (SFR)	UART1_BAUD0	The low eight bits of the UART1 baud rate register
0xFE (SFR)	UART1_BAUD1	The high eight bits of the UART1 baud rate register
0xFF (SFR)	UART1_DATA	UART1 data register

11.4. Register details

11.4.1. UARTO_CON

Addr = 0xF6 (SFR)

Bit(s)	Name	Description	R/W	Reset
7	STOPBIT	The stopbit controls the bit 0x0: Stop bits are not sent 0x1:1bit stop bit is sent	RW	0x0
6	NINTHBIT	Ninthbit 2 Write the 9th bit of data that needs to be sent to this register	RW	0x0
5	BIT9EN	9bit data enable bits are sent 0x0: Send 8bit data at a time 0x1: Send 9bit data at a time	RW	0x0
4	UARTEN	UART enable bit 0x0: Off 0x1: Open	RW	0x0
3	TXINV	TX level takes the reverse control bit 0x0: No negation 0x1: Take the inverse	RW	0x0
2	RXINV	RX level takes the reverse control bit $0x0$: No negation $0x1$: Take the negation	RW	0x0
1	TXRXSEL	TX/RX select bit 0x0: TX mode 0x1: RX mode	RW	0x0

		RX interrupt enable bit		
0	UARTIE	0x0: Off	RW	0x0
		0x1: Open		

11.4.2. UARTO_STA

Addr = 0xF7 (SFR)

Bit(s)	Name	Description	R/W	Reset
7	RXBIT9	9th bit received, read the bit to read out the 9th bit data	RO	0x0
6	FERR	The received parity bit data The parity is carried out by the software (if BIT9_EN is not enabled when the received 8bit data is added to the parity bit, the parity bit is read at this bit)	RO	0x0
5	RXDONE	RX status flag bit This bit is 1 to indicate that the buff receives full data, write 1 to clear or read before starting the reception of the next frame of data	RO	0x0
4	TXDONE	TX status flag bit 0x0: Data is being sent 0x1: Idle	RO	0x0
3	UARTINT	Interrupt flag bit A high level indicates an interrupt is requested, write 1 to clear the interrupt	RO	0x0
2:0	K-V	_	-	_

11.4.3. UARTO_BAUDO

Addr = 0xF8 (SFR)

		Baud rate register low 8Bytes		
7:0	UARTBAUDL	UART baud rate register, calculated by	WO	0x0
		sysclk/(baud+1)		

11.4.4. UARTO_BAUD1

Addr = 0xF9 (SFR)

Bit(s)	Name	Description		Reset
7:0	UARTBAUDH	Baud rate register high 8Bytes UART baud rate register, calculated by	WO	0x0
		sysclk/(baud+1)	. 0	

11.4.5. UARTO_DATA

Addr = OxFA (SFR)

Bit(s)	Name	Description		Reset
7:0 DATA	Data register			
	DATA	Writing data to this register after enabling	RW	0x0
	DATA	triggers the sending of the data and reading	ΚW	UXU
		the register to get the received data		

11.4.6. UART1_CON

Addr = OxFB (SFR)

_YEZX				
Bit(s)	Name	Description		Reset
	CMODD I'M	The stopbit controls the bit	DW	
7	STOPBIT	0x0: Stop bits are not sent 0x1:1bit stop bit is sent	RW	0x0
6	NINTHBIT	Ninthbit 2 Write the 9th bit of data that needs to be sent to this register		0x0
5	BIT9EN	Send 9bit data enable bit	RW	0x0

()	Namo	Description	D/W	Posot
Addr	= 0xFC (SFR)			
11.4	4.7. UART1	_STA		
		0x1: Open		
0	UARTIE	RX interrupt enable bit $0x0: 0ff$	RW	0x0
		0x1: Open		
1	TXRXSEL	0x0: Off	RW	0x0
		TX/RX select bit		
		0x1: Take the negation		
2	RXINV	0x0: No negation	RW	0x0
		RX level takes the reverse control bit		
		0x1: Take the negation	X,T.o	
3	TXINV	0x0: No negation	RW	0x0
		TX level takes the reverse control bit		
		0x1: Open		
4	UARTEN	0x0: Off	RW	0x0
		UART enable bit		
		0x1:9bit data sent at a time		
		0x0: Send 8bit data at a time		

Bit(s)	Name	Description	R/W	Reset
7	RXBIT9	9th bit received, read the bit to read out the	RO	0x0
	X=5	9th bit data		
	1/2	The received parity bit data		
	-15-3	The parity is carried out by the software (if		
6	FERR	BIT9_EN is not enabled when the received 8bit	RO	0x0
) I	data is added to the parity bit, the parity		
		bit is read at this bit)		
	RX status flag bit			
5	RXDONE	This bit is 1 to indicate that the buff	RO	0x0
	KADUNE	receives full data, write 1 to clear or read	NO	UXU
		before starting the reception of the next		

		frame of data		
		TX status flag bit		
4	TXDONE	0x0: Data is being sent	RO	0x0
		0x1: Idle		
		Interrupt flag bit		
3	UARTINT	A high level indicates an interrupt is	RO	0x0
		requested, write 1 to clear the interrupt		
2:0	_	_	KZT.	_

11.4.8. UART1_BAUD0

Addr = OxFD (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	UARTBAUDL	Baud rate register low 8Bytes UART baud rate register, calculated by sysclk/(baud+1)	WO	0x0

11.4.9. UART1_BAUD1

Addr = OxFE (SFR)

Bit(s)	Name	Description	R/W	Reset
	_ ` _X	Baud rate register high 8Bytes		
7:0	UARTBAUDH	UART baud rate register, calculated by	WO	0x0
	1/4	sysclk/(baud+1)		

11. 4. 10. UART1_DATA

Addr = OxFF (SFR)

Bit(s)	Name	Description		Reset
7:0 D	DATA	Data register	RW	0x0
1.0	DATA	Writing data to this register after enabling	IVW	UXU

	triggers the sending of the data and reading	
	the register to get the received data	

11.5. Instructions for using the process

Send data:

Can make module (UARTO - > CON | = BIT (4)), will need to send the DATA to the DATA which start sending (UARTO - > DATA = x). If you need to send 9 bit DATA can make BIT9_EN and 9 first bit DATA to NINTH_BIT will begin before 8 bits of DATA in the DATA sent again.

Receive data:

Just can make the module began testing start BIT, when receiving a full frame data RX_DONE buff full, can buy 1 said the received data can be read at this time, it will be necessary RX_DONE write 1 reset will receive next frame data (UARTO - > = BIT STA (5)).

12. Basic Timer 0/1 module

12.1. Functions overview

Basic Timer 0/1 is the basis of the two 8 bit timer function, support for multiple counting clock source selection, support the timer mode, counter mode, capture mode, working mode and PWM mode, etc. Support Timer 0 and Timer 1 cascade of 16 bit timer working mode.

12.2. The module block diagram




Figure 12.1 Block diagram of the Timer0/1 module

12.3. Register list

Table 12-1 List of Timer0/1 registers

Address	Register Name	Description
0x88 (SFR)	TMRO_CONL	TIMERO control low 8bit register
0x89 (SFR)	TMRO_CONH	TIMERO control high 8bit register
0x8A (SFR)	TMRO_CNTL	TIMERO counter low 8bit register
0x8C (SFR)	TMRO_PRL	TIMERO period low 8bit register
0x8E (SFR)	TMRO_PWML	TIMERO PWM low 8bit register
0xB0 (SFR)	TMR1_CONL	TIMER1 control low 8bit register

0xB1 (SFR)	TMR1_CONH	TIMER1 control high 8bit register
0xB2 (SFR)	TMR1_CNTL	TIMER1 counter low 8bit register
0xB4 (SFR)	TMR1_PRL	TIMER1 period low 8bit register
0xB6 (SFR)	TMR1_PWML	TIMER1 PWM low 8bit register

12.4. Register details

12.4.1. TMRO_CONL

Addr = 0x88 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:5		TIMERO pre-frequency configuration 0x0: No frequency division 0x1:2 frequency division		
	PSC	0x2:4 split frequency 0x3:8 split frequency	RW	0x0
		0x4:16 split frequency 0x5:32 split frequency		
		0x6:64 split frequency 0x7:128 split frequency		
4:2	INCSRC	TIMERO Count source Select configuration 0x0: T0 rising edge 0x1: T0 falling edge 0x2: hirc_clk_div2 edge(rising & falling) 0x3: rc64k_div2 edge(rising & falling) 0x4: xoscm_div2 edge(rising & falling) 0x5: Timer1 ov 0x6: sys_clk 0x7: sys_clk	RW	0x0
1:0	MODE	TIMERO working mode configuration 0x0: Off	RW	0x0

	Ox1: COUNTER MODE	
	0x2: PWM MODE	
	0x3: CAPTURE MODE	

12.4.2. TMRO_CONH

Addr = 0x89 (SFR)

Bit(s)	Name	Description	R/W	Reset
7	TMRPND	TIMERO counts pending bits (write 1 to clear pending) 0x0: No pending bits are counted 0x1: There is a count pending	RW	0x0
6	CAPPND	TIMERO captures pending bits (write 1 clear pending) 0x0: No pending is captured 0x1: There is a captured pending	RW	0x0
5	TMRIE	TIMERO counts the interrupt enable bit 0x0: Off 0x1: Open	RW	0x0
4	CAPIE	TIMERO captures the interrupt enable bit $0x0$: Off $0x1$: Open	RW	0x0
3:2	INCSRC	TIMERO Capture source selection configuration Pin 0x0: T0 serves as the capture source 0 x1: T0 pin as a source of capture 0x2: The digital output of comparator 0 serves as the capture source 0x3: The digital output of comparator 1 serves as the capture source	RW	0x0
1:0	CAPEDG	TIMERO captures the edge trigger setting of the TO pin OxO: TO rising edge triggers capture	RW	0x0

	0x1: TO falling edge triggers capture	
	0x2: TO double edge trigger capture	
	0x3: TO double edge trigger capture	

12.4.3. TMRO_CNTL

Addr = 0x8A (SFR)

Bit(s)	Name	Description		Reset
7:0	CNT	TIMERO counter initial value	RW	0x0

12.4.4. TMRO_PRL

Addr = 0x8C (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	PRD	TIMERO Count cycle set values	RW	0xFF

12.4.5. TMRO_PWML

Addr = 0x8E (SFR)

Bit(s)	Name	Description	R/W	Reset
	PWM	TIMERO duty cycle set value	RW	0x0
		In PWM working mode is, this value is the duty		
7:0		cycle setting value of the set bit PWM; In the		
7.0		capture mode, the value lock of the counter		
		grasped after the capture source is captured		
		is stored in the PWM register.		

12.4.6. TMR1_CONL

Addr = 0xB0 (SFR)

Bit(s)	Name	Description	R/W	Reset
		TIMER1 pre-split configuration		
		0x0: No frequency division		
		0x1:2 frequency division	XAO	
		0x2:4 split frequency		
7:5	PSC	0x3:8 split frequency	RW	0x0
		0x4:16 split frequency		
		0x5:32 frequency division		
		0x6:64 split frequency		
		0x7:128 split frequency		
		TIMER1 Count source Select configuration		
		0x0: TO rising edge		
		0x1: TO falling edge		
		0x2: hirc_clk_div2 edge(rising & falling)		
4:2	INCSRC	0x3: rc64k_div2 edge(rising & falling)	RW	0x0
		0x4: xoscm_div2 edge(rising & falling)		
		0x5: Timer1 over		
		0x6: sys_clk		
		0x7: sys_clk		
		TIMER1 work mode configuration		
	_ ` _\X	0x0: Off		
1:0	MODE	0x1: COUNTER MODE	RW	0x0
	185	Ox2: PWM MODE		
	-153	0x3: CAPTURE MODE		

12.4.7. TMR1_CONH

Addr = 0xB1 (SFR)

Bit(s)	Name	Description	R/W	Reset
DIC(2)	Name	Description	1\/ W	reser

7	TMRPND	TIMER1 counts pending bits (write 1 clear pending) 0x0: No pending bits are counted 0x1: There is a count pending	RW	0x0
6	CAPPND	TIMER1 captures pending bits (write 1 clear pending) 0x0: No pending is captured 0x1: There is a captured pending	RW	0x0
5	TMRIE	TIMER1 counts the interrupt enable bit $0x0$: Off $0x1$: Open	RW	0x0
4	CAPIE	TIMER1 captures the interrupt enable bit $0x0$: Off $0x1$: Open	RW	0x0
3:2	INCSRC	TIMER1 captures the source selection configuration 0x0: T1 pin as the capture source 0x1: T1 pin serves as the capture source 0x2: The digital output of comparator 0 serves as the capture source 0x3: Comparator 1's digital output serves as the capture source	RW	0x0
1:0	CAPEDG	TIMER1 captures the edge trigger setting of pin TO 0x0: T1 rising edge triggers capture 0x1: T1 falling edge triggers capture 0x2: T1 double edge trigger capture 0x3: T1 bilateral edge trigger capture	RW	0x0

12.4.8. TMR1_CNTL

Addr = 0xB2 (SFR)

Bit(s)	Name	Description	R/W	Reset

7:0 CNT TIMER1 counter initial value RW

12. 4. 9. TMR1_PRL

Addr = 0xB4 (SFR)

	Bit(s)	Name	Description		Reset
I	7:0	PRD	TIMER1 Count cycle setting values	RW	0xFF

12.4.10. TMR1_PWML

Addr = 0xB6 (SFR)

Bit(s)	Name	Description	R/W	Reset
		TIMER1 duty cycle setting value		
		Works in PWM mode is that the value is set a		
7:0 PWM	PWM duty ratio setting values; Work in capture	RW	0x0	
		mode, when capture to capture source after the		
		value of the counter lock exist PWM register.		

12.5. Instructions for using the process

Take TimerO as an example, Timer1 is the same as TimerO.

12.5.1. Counter/timer operation mode

- (1) Write TMRO_CONH bit7, TMRO_CONH. Bit6 1 pending,
- (2) Config counter initial value, write register TMRO_CNTL;
- (3) Configuration values count cycle, write registers TMRO_PRL;
- (4) Choose to counter the count of the source, write registers TMRO_CONL [6];

- (5) Configuration count source preassigned frequency, write registers
 TMRO CONL [then];
- (6) If you choose to use count interrupt, write registers TMRO_CONH [5] configuration TMR IE = 1;
 - (7) Configure TMRO_CONL[1:0]=2'b01 to work in Timer mode;
- (8) Such as TMRO_CONH [7] = 1, i.e., the TIMER PENDING; If the interrupt is enabled, the interrupt will be entered and the corresponding interrupt service subroutine will be executed.

12.5.2. Capture working mode

- (1) Write TMRO CONH. bit7, TMRO CONH. bit6 1 clear pending;
- (2) Config counter initial value, write register TMRO_CNTL;
- (3) Configure the count cycle value, write register TMRO PRL;
- (4) Configure TMRO_PWML=0;
- (5) Select the counter's count source and write register TMRO CONL[4:2];
- (6) Configure the pre-frequency division of the counter source, write register TMRO_CONL[7:5];
 - (7) Configure TMRO_CONH[3:2] to select the capture source;
- (8) If the capture source selects pin TO, you need to configure TMRO_CONH[1:0] to select the capture edge;
- (9) If you choose to use capture interrupts, write register TMRO_CONH[4] to configure CAP_IE=1;
 - (10) Configure TMRO_CONL[1:0]=2'b11 to work in capture mode;
 - (11) When TMRO CONH[6]=1, CAP PENDING is generated; If the interrupt is enabled,

it will enter the interrupt and execute the corresponding interrupt service subroutine;

(12) Read the counter value when the capture event occurs, by reading the register TMRO PWML.

12.5.3. PWM operation mode

- (1) Write TMRO CONH. bit7, TMRO CONH. bit6 1 clear pending;
- (2) Config counter initial value, write register TMRO_CNTL;
- (3) Configure the count period value, write register TMRO_PRL;
- (4) Configure the duty cycle of PWM, write register TMRO_PWML;
- (5) Select the counter count source, write register TMRO_CONL[4:2];
- (6) Configure the pre-frequency division of the counter source, write register TMRO CONL[7:5];
 - (7) Configure TMRO_CONL[1:0]=2'b10 to work in PWM mode.

13. Basic Timer2 module

13.1. Feature Overview

The basic Timer2 is a 16bit basic function timer that supports a variety of counting clock source choices and supports a variety of operating modes such as timer mode, counter mode, capture mode and PWM mode.

13.2. Block diagram of the module




Figure 13.1 Block diagram of a Timer2

13.3. List of registers

Table 13-1 List of Timer2 registers

Address	Register Name	Description
0xC0 (SFR)	TMR2_CONL	TIMER2 control low 8bit register
0xC1 (SFR)	TMR2_CONH	TIMER2 control high 8bit register
0xC2 (SFR)	TMR2_CNTL	TIMER2 counter low 8bit register
0xC3 (SFR)	TMR2_CNTH	TIMER2 counter high 8bit register
0xC4 (SFR)	TMR2_PRL	TIMER2 period low 8bit register
0xC5 (SFR)	TMR2_PRH	TIMER2 period high 8bit register
0xC6 (SFR)	TMR2_PWML	TIMER2 PWM low 8bit register

0xC7 (SFR)	TMR2_PWMH	TIMER2 PWM high 8bit register	

13.4. Register details

13.4.1. TMR2_CONL

Addr = 0xC0 (SFR)

Bit(s)	Name	Description	R/W	Reset
		TIMER2 pre-split configuration		
		0x0: No frequency division		
		0x1:2 frequency division		
		0x2:4 split frequency		
7:5	PSC	0x3:8 split frequency	RW	0x0
		0x4:16 split frequency		
		0x5:32 split frequency		
		0x6:64 split frequency		
		0x7:128 split frequency		
		TIMER2 Count Source Select configuration		
		0x0: T2 rising edge		
		0x1: T2 falling edge		
		0x2: hirc_clk_div2 edge(rising & falling)		
4:2	INCSRC	0x3: rc64k_div2 edge(rising & falling)	RW	0x0
	7-5	0x4: xoscm_div2 edge(rising & falling)		
	1/1/2	0x5: sys_clk		
	162%	0x6: sys_clk		
		0x7: sys_clk		
		TIMER2 working mode configuration		
		0x0: Off		
1:0	MODE	0x1: COUNTER MODE	RW	0x0
		0x2: PWM MODE		
		0x3: CAPTURE MODE		

Copyright © 2022 by Taixin Semiconductor All rights reserved

13.4.2. TMR2_CONH

Addr = 0xC1 (SFR)

Bit(s)	Name	Description	RW	Reset
7 TMRPND		TIMER2 counts pending bits (write 1 clear pending) 0x0: No pending bits are counted 0x1: There is a count pending	RW	0x0
6	CAPPND	TIMER2 captures pending bits (write 1 clear pending) 0x0: No pending was captured 0x1: There is a captured pending	RW	0x0
5	TMRIE	TIMER2 counts the interrupt enable bit 0x0: Off 0x1: Open	RW	0x0
4	CAPIE	TIMER2 captures the interrupt enable bit $0x0$: Off $0x1$: Open	RW	0x0
3:2	INCSRC	TIMER2 Capture source selection configuration 0x0: T2 pin as the capture source 0x1: Pin T2 serves as the capture source 0x2: The digital output of comparator 0 serves as the capture source 0x3: Comparator 1's digital output serves as the capture source	RW	0x0
1:0	CAPEDG	TIMER2 captures the edge-triggered setting of pin T2 0x0: T2 rising edge triggers capture 0x1: T2 falling edge triggers capture 0x2: T2 double edge trigger capture 0x3: T2 bilateral edge trigger capture	RW	0x0

13.4.3. TMR2_CNTL

Addr = 0xC2 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	CNTL	TIMER2 counter low 8bit initial value	RW	0x0

13.4.4. TMR2_CNTH

Addr = 0xC3 (SFR)

B	it(s)	Name	Description		Reset
	7:0	CNTH	TIMER2 counter high 8bit initial value	RW	0x0

13.4.5. TMR2_PRL

Addr = 0xC4 (SFR)

Bit	t (s)	Name	Description		Reset
7	:0	PRDL	TIMER2 count cycle low 8bit setting value	RW	0xFF

13.4.6. TMR2_PRH

Addr = 0xC5 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	PRDH	TIMER2 count cycle high 8bit setting value	RW	0xFF

13.4.7. TMR2_PWML

Addr = 0xC6 (SFR)

	Bit(s)	Name	Description	R/W	Reset
--	--------	------	-------------	-----	-------

7:0	PWM	TIMER2 duty cycle low 8bit setting value In PWM working mode is, this value is the duty cycle setting value of the set bit PWM; In the capture mode, the value lock of the counter	RW	0x0
	1	grasped after the capture source is captured is stored in the PWM register.		

13. 4. 8. TMR2_PWMH

Addr = 0xC7 (SFR)

Bit(s)	Name	Description	R/W	Reset
		TIMER2 duty cycle high 8bit setting value		
		In PWM working mode is, this value is the duty		
7:0	PWM	cycle setting value of the set bit PWM; In the capture mode, the value lock of the counter	RW	0x0
7.0			ΙΛW	UXU
		grasped after the capture source is captured		
		is stored in the PWM register.		

13.5. Instructions for using the process

13.5.1. Counter/timer mode of operation

- (1) Write TMR2 CONH. bit7, TMR2 CONH. bit6 1 clear pending;
- (2) Configure counter initial value, write register TMR2_CNTL, TMR2_CNTH;
- (3) Configure the count cycle value, write registers TMR2_PRL, TMR2_PRH;
- (4) Select the counter count source, write register TMR2_CONL[4:2];
- (5) Configure the pre-frequency division of the counter source, write register TMR2 CONL[7:5];
 - (6) If you choose to use counting interrupts, write register TMR2_CONH[5] with

$TMR_IE=1$;

- (7) Configure TMR2 CONL[1:0]=2'b01 to work in Timer mode;
- (8) When TMR2_CONH[7]=1, TIMER PENDING is generated; If the interrupt is enabled, the interrupt will be entered and the corresponding interrupt service subroutine will be executed.

13.5.2. Capture working mode

- (1) Write TMR2_CONH.bit7, TMR2_CONH.bit6 1 clear pending;
- (2) Configure counter initial value, write register TMR2_CNTL, TMR2_CNTH;
- (3) Configure the count cycle value, write registers TMR2_PRL, TMR2_PRH;
- (4) Configure TMR2 PWML=0, TMR2 PWMH=0;
- (5) Select the counter's count source and write register TMR2_CONL[4:2];
- (6) Configure the pre-frequency division of the counter source, write register TMR2_CONL[7:5];
 - (7) Configure TMR2 CONH[3:2] to select the capture source;
- (8) If the capture source selects the T2 pin, you need to configure TMR2_CONH[1:0] to select the capture edge;
- (9) If you choose to use capture interrupts, write register TMR2_CONH[4] to configure CAP_IE=1;
 - (10) Configure TMR2 CONL[1:0]=2'b11 to work in capture mode;
- (11) When TMR2_CONH[6]=1, CAP PENDING is generated; If the interrupt is enabled, it will enter the interrupt and execute the corresponding interrupt service subroutine;
 - (12) Read the counter value when the capture event occurs by reading the

registers TMR2_PWML, TMR2_PWMH.

13.5.3. PWM working mode

- (1) Write TMR2_CONH.bit7, TMR2_CONH.bit6 1 clear pending;
- (2) Configure counter initial value, write register TMR2_CNTL, TMR2_CNTH;
- (3) Configure the count cycle value, write registers TMR2_PRL, TMR2_PRH;
- (4) Configure the duty cycle of PWM, write registers TMR2_PWML, TMR2_PWMH;
- (5) Select the counter count source, write register TMR2_CONL[4:2];
- (6) Configure the pre-frequency division of the counter source, write register TMR2_CONL[7:5];
 - (7) Configure TMR2 CONL[1:0]=2'b10 to work in PWM mode.

14. Advanced Timer 1/2 module

14.1. Feature Overview

Advanced Timer is one that contains two timers STMR1/2. STMR1/2 is an advanced counter with the same function and can be used to generate different forms of clock waveforms, one timer can generate a set of complementary PWMS with the same frequency, or 2-way PWMS with the same period and different duty cycles. External input can be captured for pulse width or period measurement.

The main features are as follows:

- Built-in 16-bit counter, counting up or down, automatic reloading
- Clock source can be selected from the system system clock or internal crystal

or external RTC clock

- Presplit frequency 1-16
- Post division 1, 2, 4, 8, 16, 32, 64, 128 (cycle interval response)
- Sync with external signal (external clock, reset)
- Input capture (rising edge, falling edge and double edge) and compare functions
- Count input edges, optional rising edge, falling edge and double edge
- Brake input, can set the output of TMR1/2 to a specific state
- Support PWM output function
- It can output 2-way PWM with the same cycle and different duty cycle, or 1-way complementary PWM with programmable dead-time output
- Support brake function, brake input is comparator output
- Shadow register, trigger update event to update
- Interrupt, which generates an interrupt at the following event:
 - > Counter overflow
 - > The counter underflows
 - > CHA/CHB input capture
 - > CHA/CHB output comparison
 - > Brake generation (software or comparator)

14.1.1. Basic action

1. Basic Waveform patterns

TIMER1/2 has 2 basic counting waveform modes, sawtooth wave mode and triangle wave mode. The waveform mode is due to no

The same internal counting action is subdivided, the triangle wave mode is divided into triangle wave A mode and triangle wave B mode. The basic waveform of sawtooth wave and triangle wave is as shown. The difference between delta A mode and delta B mode is that there is A difference in buffer transfer. Delta A mode only takes one buffer transfer per cycle (valley point), while delta B mode takes two buffer transfers per cycle (peak point and valley point).




Figure 14.1 Diagram of the underlying waveform

Compare the output

STMR1/2 A timer has 2 comparison output ports (CHA, CHB), which can output the specified level when the count value is compared and matched with the count reference value. The CMPA_S ({CMPAH_S, CMPAL_S}) and CMPB_S ({CMPBH_S, CMPBL_S}) registers correspond to the count comparison reference values of CHA and CHB, respectively. When the counter value is equal to CMPA_S, the CHA port outputs the specified level;

When the counter and CMPB_S are equal, the CHB port outputs the specified level.

CHA, the count start level at the CHB port, and the level at which the count comparison matches are defined by PAINITVAL/PBINITVAL and CAPAVAL/CAPBVAL. Figure shows an example of action for comparing the output.




Figure 14.2. Comparison output waveform diagram

3 Capture the input

STMR1/2 has capture input function, with two groups of capture input registers (CMPA_S, CMPB_S), used to save the captured count value. The CAPA_EN/CAPB_EN bit of the port control register (PCONRA/PCONRB) is set to 1, and the capture input function of the corresponding port is effective. When the capture input condition is set and valid, the current count value is saved to the corresponding registers (CMPA_S, CMPB_S). The condition of each set of capture input can choose the rising edge, falling edge or rising and falling edge of CHA or CHB. The capture condition

of the corresponding port is set by CAPA_MODE/CAPB_MODE.

The two registers STMRxPRL_S and STMRxPRH_S determine the overflow time of the counter inside the timer. In the capture mode, it is recommended to set both registers to 0xFF, and the saw-wave mode is recommended to use in the capture mode. The capture diagram refers to the figure below.

When reading the base registers STMRxPRL_S, STMRxPRH_S, STMRxCMPAL_S, STMRxCMPAH_S, STMRxCMPBL_S, STMRxCMPBH_S (periodic value and comparison value) in capture mode, The SEL_SREG setting of STMRxCR determines whether the value of the shadow register or the base register should be read. SEL_SREG is set to 0 to read the value of the base register (i.e., the capture value), otherwise the value of the shadow register is read. There is no point in writing to the comparison value shadow register in capture mode.




Figure 14.3 Capture mode waveform

14.1.2. Clock Source Selection

The STMR1/2's counting clock can have the following options:

- System clock (SYSCLK)
- Internal low speed RC oscillator 32kHz clock
- External crystal oscillator (counting clock is external crystal /2)
- CHA/ CHB

Clock frequency division 1-16 optional, can be internal low speed RC, external low speed RC, CHA, CHB rising edge, falling edge, rising and falling edge optional count.

14.1.3. Direction of count

The counter count direction of STMR1/2 can be changed by software. For different waveform modes, the method of changing the counting direction is slightly different.

14.1.3.1. Sawtooth wave counts direction

In sawtooth wave mode, the counting direction can be set in the counter count or when stopping.

In the incremental count, set STMRxCR. DIR=0 (decreasing count), then the counter count to overflow into decreasing count mode; When in decrement count, set STMRxCR. DIR=1 (increment count), the counter will change to increment count mode after underflow.

When counting stops, set the STMRxCR. DIR bit. The value of STMRxCR. DIR is updated as soon as the count starts.

Note: Change the value of STMRxCR. DIR when the counting mode is enabled. If there are other bits to be configured in the CR register, please configure the DIR bit last after configuring the other bits. Or do not use (or about and about), configure the CR register.

If the period and comparison values are modified at the same time when the DIR value is modified, it may occur that it needs to wait for the original period count to overflow to the top or bottom (according to the DIR direction) before it is modified according to the new period and comparison value.

14.1.3.2. Triangle wave count direction

In triangle wave mode, the counting direction can only be set when the counter stops. Setting the counting direction in the count is not valid. When the count stops, set the STMRxCR. DIR bit for immediate effect.

14.1.4. Digital filtering

CHA and CHB port inputs of STMR1/2 have digital filtering function. The filtering function of the corresponding port can be enabled by setting STMRxPCONRA. PA_FILTER_EN/STMRxPCONRB. PB_FILTER_EN. The filter clock is the current working clock of the counter.

When the filter sampling reference clock is sampled to a consistent level on the port 3 times, the level is transmitted to the module as a valid level; The level less than 3 times consistent is filtered out as external interference and is not transmitted to the module. The action is as shown.

Digital filtering is also used to filter the signal transmitted from the voltage

comparator. It is enabled by STMR1_CR.THA_FILTER_EN/ STMR1_CR.THB_FILTER_EN, and the filtering clock is the system clock.





Figure 14.4 Digital filtering waveform

14.1.5. Software synchronization

STMR1/2 can realize the synchronous start of the target STMR1/2 by setting the software synchronous start register SSTAR (STMR_ALLCON[3]).



14.1.5.1. Software synchronization stop

STMR1/2 can achieve the synchronization stop of the target STMR1/2 by setting the software synchronization stop register SSTPR (STMR_ALLCON[4]). At this time, the counter is in the suspended state, and the synchronization start register SSTAR (STMR_ALLCON[3]) can continue counting by writing 1.

14.1.5.2. Software synchronously reset

STMR1/2 can realize the synchronous reset of target STMR1/2 by setting the software synchronous reset register (STMR_ALLCON[5]), and the counter will be reset to the initial state.

If STMR_ALLCON[3] is set, the software synchronous start of STMR1/2 can be realized.

The software synchronization action related register is a set of registers that are independent of STMR1/2 and shared among STMRS. Each bit of this set of registers is only valid when writing 1, and is invalid when writing 0.

14.1.6. Caching functions

Cache action means that when an update event occurs, the following events occur: PR={PRH, PRL}; CMPA={CMPAH, CMPAL}; CMPB={CMPBH, CMPBL};

a. The value of the generic periodic reference shadow register PR is automatically transferred to the generic periodic reference register PR_S ({PRH_S, PRL_S});

b. The values of universal comparison reference shadow registers (CMPA, CMPB) are automatically transferred to universal comparison reference registers (CMPA_S, CMPB_S) (when comparing the output);

c. The values of the Universal Comparison Base value registers (CMPA_S, CMPB_S) are automatically transferred to the Universal Comparison Base value shadow registers (CMPA, CMPB) (when capturing input);

As shown in the figure, it is the timing diagram of the single buffer mode of the universal comparison reference value register when comparing the output action. It can be seen that the output duty cycle can be adjusted by changing the value of the Common Comparison Pivot Register (CMPA_S) during the count, and the output cycle can be adjusted by changing the value of the common Cycle Pivot Register (PR).




Figure 14.6 Automatic loading waveform diagram

14.1.6.1. Cache delivery time point

The period reference cache transfer time point is the sawtooth wave with an

incremental count of overflow point or a decreasing count of underflow point.

In triangle wave mode, cache transfer occurs at (CNT=PR_S) overflow point or (CNT=0) underflow point.

In triangle wave mode A, cache transfer occurs at the count underflow point.

In triangular wave B mode, cache transfer occurs at count underflow points and count overflow points.

The capture input action cache transfer time point is when the capture input action.

When the counting mode is started (STMRxCR.TMREN) and there is a reset action during the normal comparison period, the universal cycle reference value, the universal comparison reference value, and so on will occur a cache transfer (update event) according to the corresponding cache action setting status.

14.1.7. Universal PWM output

14.1.7.1. Independent PWM output

The 2 ports of each timer CHA, CHB can output PWM wave independently. As shown in the figure, the timer CHA port outputs PWM wave.




Figure 14.7 Timer CHA port outputs PWM

14.1.7.2. Complementary PWM output

CHA port and CHB port, in different modes by setting the polarity of the port can be combined to output complementary PWM waveform.

Software set CMPB_S complementary PWM output.

Software setting CMPB_S complementary PWM output means that in sawtooth wave mode and triangle wave A mode and triangle wave B mode, the complementary PWM output is formed by setting opposite output polarities. The value of the Universal Reference Value Register (CMPB_S) used for the CHB port waveform output is set directly by the register (CMPB) and has no direct relationship with the value of the Universal Reference Value Register (CMPA_S). The following figure shows an example of the software setting CMPB_S complementary PWM wave.




Figure 14.8 Example of software setting CMPB_S complementary PWM wave

Hardware setting CMPB_S complementary PWM output

Hardware setting CMPB_S complementary PWM output means that the value of Universal Comparison Reference Value Register (CMPB_S) used for CHB port waveform output is determined by the value operation of Universal Comparison Reference Value Register (CMPA_S) minus dead Time Reference Value Register (DTUA) in triangle wave A mode and triangle wave B mode. Figure shows an example of CMPB_S complementary PWM wave output set by hardware. The dead Time Reference Value Register (DTUA) is 8bit, and the adjustment range is 0~255.




Figure 14.9 Complementary waveform with dead time

14.1.8. Period-interval response

STMR1/2's general comparison datum registers (CMPA_S, CMPB_S) can generate special valid request signals (CMPA_ACK/CMPB_ACK) when the counts are matched.

The request signal can generate a valid request signal after every few cycles. The stMRXvperr.pcnts bit of the valid cycle register (STMRxVPERR) is set to specify how many cycles the request signal is valid. In other cycles, even if the count value is equal to the value of the reference value register CMPA_S or CMPB_S, no valid request signal will be output. The figure shows an action example of a valid request signal at a cycle interval.

The request signals matched by the comparison values of CHA/ CHB are output separately.




Figure 14.10 Action waveform of valid request signals for periodic intervals

14.1.9. Protection mechanism

STMRx can protect and control the output state of the port.

STMRx has two common port input invalidations (from analog comparators or software config), and the abnormal condition events on each port can be set from the brake control. When abnormal conditions are detected on these ports, the universal PWM output can be controlled.

During the normal output period of the port, if the brake event from the brake control is detected, the output state of the port can be changed to the preset state. The state of the universal PWM output port can be changed to output high resistance state, output low level or output high level (STMRxVPERR.BRAKEA_VAL/STMRxDTR.BRAKEB_VAL setting decision) when the brake control abnormal event occurs.

For example, if the BRAKEA_VAL=2'b10 is set, during the normal output of the CHA port, if the brake event occurs, the output on the CHA port will become high

resistance state.

Note: For software to brake CHA alone, please set STMRxVPERR.BRAKEA_SF; For individual brake CHB, please set STMRxDTR.BRAKEB_SF; Set these two registers to 1, with T1A_EN and T1B_EN enabled, the software brake signal is effective. STMRx_BRAKE.T1A_AOE/TIB_AOE sets whether software reset or hardware reset, and BRAKEA_VAL/BRAKEB_VAL bit sets the output state of the output end.

14.1.10. Interrupt description

STMR1/2 contains 6 interrupts for each of 4 categories. There are two general counting comparison matching interrupts (including two capture input interrupts), two counting cycle matching interrupts, and two brake protection interrupts.

14.1.11. Brake protection

When a braking event occurs (from the voltage comparator), the hardware automatically changes the port state to the preset state (high, low, high resistance state).

14.1.12. Internal interconnect

- Voltage comparators can trigger the brake function.
- The STMR1/2 interrupt can trigger the ADC sampling function.

14.1.13. Infrared function

The PWM of the advanced Timer2 channel A combined with the PWM of the basic Timer2 can be used as an infrared generator. Enable infrared function by setting SYS_CON2[3] to 1. At this time, the basic Timer2 is used as the carrier PWM, and the advanced Timer2 channel A is used as the modulation PWM. The infrared code is judged to be 1 or 0 by the software, and the period and comparison value shadow registers of the advanced Timer2 channel A are changed to perform infrared modulation. The result is output to GPIO through the PWM of Timer2.

14.2. Block diagram of the module




Figure 14.11 High-level Timer module architecture

14.3. List of registers

Table 14-1 List of STimer registers

Address	Register Name	Description
0xC8 (SFR)	STMR1_CNTL	STMR1 Count Low Register

0xC9 (SFR)	STMR1_CNTH	STMR1 Count High Register
OxCA (SFR)	STMR1_PRL	STMR1 Period Low Register
OxCB (SFR)	STMR1_PRH	STMR1 Period High Register
OxCC (SFR)	STMR1_CMPAL	STMR1 Channel A Comparison Value Low Register
OxCD (SFR)	STMR1_CMPAH	STMR1 Channel A Comparison Value High Register
OxCE (SFR)	STMR1_CMPBL	STMR1 Channel B Comparison Value Low Register
OxCF (SFR)	STMR1_CMPBH	STMR1 Channel B Comparison Value High Register
0xD1 (SFR)	STMR1_CR	STMR1 Control Register
0xD2 (SFR)	STMR1_FCONR	STMR1 Time Control Register
OxD3 (SFR)	STMR1_VPERR	STMR1 Count Period Register
0xD4 (SFR)	STMR1_DTUA	STMR1 DeadTime Register
0xD5 (SFR)	STMR1_BRAKE	STMR1 Brake Control Register
0xD6 (SFR)	STMR1_DTR	STMR1 DeadTime Control Register
0xD7 (SFR)	STMR1_PCONRA	STMR1 Channel A Control Register
0xD8 (SFR)	STMR1_PCONRB	STMR1 Channel B Control Register
0xD9 (SFR)	STMR1_IE	STMR1 Interrupt Enable Register
OxDA (SFR)	STMR1_SR	STMR1 Interrupt Flag Register
OxDB (SFR)	STMR2_CNTL	STMR2 Count Low Register
0xDC (SFR)	STMR2_CNTH	STMR2 Count High Register
OxDD (SFR)	STMR2_PRL	STMR2 Period Low Register
OxDE (SFR)	STMR2_PRH	STMR2 Period High Register
OxDF (SFR)	STMR2_CMPAL	STMR2 Channel A Comparison Value Low Register
0xE1 (SFR)	STMR2_CMPAH	STMR2 Channel A Comparison Value High Register
0xE2 (SFR)	STMR2_CMPBL	STMR2 Channel B Comparison Value Low Register

0xE3 (SFR)	STMR2 CMPBH	STMR2 Channel B Comparison Value High Register
0xE4 (SFR)	STMR2_CR	STMR2 Control Register
0xE5 (SFR)	STMR2_FCONR	STMR2 Time Control Register
0xE6 (SFR)	STMR2_VPERR	STMR2 Count Period Register
0xE7 (SFR)	STMR2_DTUA	STMR2 DeadTime Register
0xE8 (SFR)	STMR2_BRAKE	STMR2 Brake Control Register
0xE9 (SFR)	STMR2_DTR	STMR2 DeadTime Control Register
OxEA (SFR)	STMR2_PCONRA	STMR2 Channel A Control Register
0xEB (SFR)	STMR2_PCONRB	STMR2 Channel B Control Register
0xEC (SFR)	STMR2_IE	STMR2 Interrupt Enable Register
0xED (SFR)	STMR2_SR	STMR2 Interrupt Flag Register
0xF5 (SFR)	STMR_ALLCON	STMR ALL Control Register

14.4. Register details

14.4.1. STMR1_CR

Addr = 0xD1 (SFR)

Bit(s)	Name	Description	R/W	Reset
	1275	STMR1 brake input CHB filter control		
X		OxO: Brake input CHB off digital filtering		
7	THBFILTEREN	Ox1: Brake input CHB on digital filtering	RW	0x0
		Note: STMR1/2 shared, set in STMR1 only,		
		STMR2 shared STMR1 set.		
		STMR1 brake input CHA filter control		
6	THAFILTEREN	OxO: Brake input CHA off digital filter	RW	0x0
		Ox1: Brake input CHA on digital filtering		

		Note: STMR1/2 shared, set in STMR1 only,		
		STMR2 shared STMR1 set.		
5	_	1	_	_
		STMR1 Read shadow register control		
		0x0: Read register PR/CMPA/CMPB to get the		
4	SELSREG	value of register PR_S/CMPA_S/CMPB_S	RW	0x0
		Ox1: Read register PR/CMPA/CMPB to get the	.// 0	
		value of register PR/CMPA/CMPB	1XV	
		STMR1 Count direction control		
3	DIR	0x0: Count down	RW	0x1
		0x1: Count up		
		STMR1 Counter count mode		
		0x0: Sawtooth Wave count mode		
2:1	MODE	0x1: Triangle Wave A count mode	RW	0x0
		0x2: Triangle Wave B count mode		
		0x3: Hold		
		STMR1 Count enable control		
0	TMREN	0x0: Turn off STMR1 counting	RW	0x0
		0x1: Turn STMR1 count on		

14. 4. 2. STMR1_FCONR

Addr = 0xD2 (SFR)

Bit(s)	Name	Description	R/W	Reset
	1775	STMR1 count source		
	-15-3	0x0: SYS_CLK		
7:6	INCSEL	0x1: PIN_SEL rising edge	RW	0x0
		Ox2: the falling edge of PIN_SEL		
		0x3: PIN_SEL edge (rising and falling)		
		STMR1 Count clock source		
5:4	PINSEL	0x0: XOSCM/2	RW	0x0
		0x1:32KHz RC		

		0x2: CHA input		
		0x3: CHB input		
2.0	DDEDIA	STMR1 counts predividers	DW	00
3:0	PREDIV	0~15 corresponds to 1~16 frequency division	RW	0x0

14.4.3. STMR1_CNTL

Addr = 0xC8 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	STMR1CNTL	STMR1 counts 8 bits lower in the register	RW	0x0

14.4.4. STMR1_CNTH

Addr = 0xC9 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	STMR1CNTH	STMR1 count register 8 bits high	RW	0x0

14.4.5. STMR1_PRL

Addr = 0xCA (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	STMR1PRL	STMR1 cycle register 8 bits lower	RW	0xFF

14.4.6. STMR1_PRH

Addr = OxCB (SFR)

ĺ	Bit(s)	Name	Description	R/W	Reset
	7:0	STMR1PRH	STMR1 cycle register is 8 bits high	RW	0xFF

14.4.7. STMR1_CMPAL

Addr = 0xCC (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	STMR1CMPAL	STMR1 CHA compare value register 8 bits lower	RW	0x0

14.4.8. STMR1_CMPAH

Addr = 0xCD (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	STMR1CMPAH	STMR1 CHA is 8 bits higher than the value	DW	0x0
7.0	STMICTOMI AII	register	RW	UXU

14.4.9. STMR1_CMPBL Addr = 0xCE (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	STMR1CMPBL	STMR1 CHB comparison value register 8 bits	RW	0x0
1.0	STMICTOMI DE	lower	I(II	OXO

14.4.10. STMR1_CMPBH

Addr = OxCF (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	STMR1CMPBH	STMR1 CHB is 8 bits higher than the value	RW	0x0
		register		

14.4.11. STMR1_VPERR

Addr = 0xD3 (SFR)

Bit(s)	Name	Description	R/W	Reset
7	BRAKEASF	STMR1 CHA software brake signal	RW	0x0
		OxO: CHA software brake signal is invalid		
		Ox1: CHA software brake signal is valid		
		STMR1 CHA brake output value		0x0
		0 x0: brake event is valid, CHA PWM output is		
		0		
		Ox1: CHA PWM outputs 1 when the brake event		
6:5	BRAKEAVAL	is valid	RW	
		Ox2: CHA PWM output is off when the brake		
		event is active		
		CHA 0 x3: brake event is valid), PWM output		
		shut down		
	PCNTE	STMR1 cycle interval response count	RW	0x0
		condition		
		0x0: The cycle interval function is invalid		
		0x1: Sawtooth wave up or down overflow point		
4:3		or triangle wave valley		
		0x2: sawtooth wave up or underflow point or		
		triangle wave peak		
		0x3: Sawtooth wave upper or underflow point		
		or triangle wave peak and trough		
	PCNTS	STMR1 cycle interval response time	RW	0x0
2:0		0x0:1 response per cycle		
		Ox1: one response in 2 cycles		
		0x2: one response in 4 cycles		
		0x3: eight cycles respond once		
		0 x4:16 cycle response time		

0x5: one response in 32 cycles		
0x6: one response in 64 cycles		
0x7: one response in 128 cycles		

14.4.12. STMR1_DTUA

Addr = OxD4 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	STMR1DTUA	STMR1 dead-time setting register	RW	0x0

14.4.13. STMR1_BRAKE

Addr = 0xD5 (SFR)

Bit(s)	Name	Description	R/W	Reset
7	T1BMOE	Normal PWM output sign after STMR1 CHB brake event Ox1: CHB PWM returns to normal output Ox0: CHB PWM output according to brake configuration Note: When the brake event is valid, it will be immediately reset synchronously; When the effective brake signal disappears, according to the choice of T1BAOE, it will be set by software or automatically set by hardware.	RW	0x1
6	T1BAOE	STMR1 CHB PWM normal output flag control bit 0x0: T1BMOE can only be software set to 1 after a valid brake event 0x1: T1BMOE can be set 1 by software and overflow after a valid brake event	RW	0x0
5	T1BSEL	STMR1 CHB brake source	RW	0x0

0x0: CHB selects analog comparator 0 output as brake source 0x1: CHB selects analog comparator 1 output as brake source STMR1 CHB brake enabled 0x0: CHB brake is not enabled RW 0x0 0x1: CHB brake enabled After STMR1 CHA braking event, PWM output signs normally 0x0: CHA PWM output according to brake configuration 0x1: CHA PWM returns to normal output Note: When the brake event is valid, it will be immediately reset synchronously; When the effective brake signal disappears, according to the choice of T1AAOE, the software set 1 or the hardware set 1 automatically. STMR1 CHA PWM normal output flag control bit 0x0: T1AMOE can only be software set to 1 after a valid brake event 0x1: T1AMOE can be set to 1 by software and			0x0: CHB selects analog comparator 0 output		
Ox1: CHB selects analog comparator 1 output as brake source STMR1 CHB brake enabled 0x0: CHB brake is not enabled RW 0x0 Ox1: CHB brake enabled After STMR1 CHA braking event, PWM output signs normally 0x0: CHA PWM output according to brake configuration 0x1: CHA PWM returns to normal output Note: When the brake event is valid, it will be immediately reset synchronously; When the effective brake signal disappears, according to the choice of T1AAOE, the software set 1 or the hardware set 1 automatically. STMR1 CHA PWM normal output flag control bit 0x0: T1AMOE can only be software set to 1 after a valid brake event 0x1: T1AMOE can be set to 1 by software and					
STMR1 CHB brake enabled 4 T1BEN 0x0: CHB brake is not enabled 0x1: CHB brake enabled After STMR1 CHA braking event, PWM output signs normally 0x0: CHA PWM output according to brake configuration 0x1: CHA PWM returns to normal output Note: When the brake event is valid, it will be immediately reset synchronously; When the effective brake signal disappears, according to the choice of T1AAOE, the software set 1 or the hardware set 1 automatically. STMR1 CHA PWM normal output flag control bit 0x0: T1AMOE can only be software set to 1 after a valid brake event 0x1: T1AMOE can be set to 1 by software and			as brake source		
STMR1 CHB brake enabled 0x0: CHB brake is not enabled 0x1: CHB brake enabled After STMR1 CHA braking event, PWM output signs normally 0x0: CHA PWM output according to brake configuration 0x1: CHA PWM returns to normal output Note: When the brake event is valid, it will be immediately reset synchronously; When the effective brake signal disappears, according to the choice of T1AAOE, the software set 1 or the hardware set 1 automatically. STMR1 CHA PWM normal output flag control bit 0x0: T1AMOE can only be software set to lafter a valid brake event 0x1: T1AMOE can be set to 1 by software and			Ox1: CHB selects analog comparator 1 output		
4 TIBEN 0x0: CHB brake is not enabled 0x1: CHB brake enabled After STMR1 CHA braking event, PWM output signs normally 0x0: CHA PWM output according to brake configuration 0x1: CHA PWM returns to normal output Note: When the brake event is valid, it will be immediately reset synchronously; When the effective brake signal disappears, according to the choice of T1AAOE, the software set 1 or the hardware set 1 automatically. STMR1 CHA PWM normal output flag control bit 0x0: T1AMOE can only be software set to 1 after a valid brake event 0x0 RW 0x0			as brake source		
After STMR1 CHA braking event, PWM output signs normally 0x0: CHA PWM output according to brake configuration 0x1: CHA PWM returns to normal output Note: When the brake event is valid, it will be immediately reset synchronously; When the effective brake signal disappears, according to the choice of T1AAOE, the software set 1 or the hardware set 1 automatically. STMR1 CHA PWM normal output flag control bit 0x0: T1AMOE can only be software set to 1 after a valid brake event 0x1: T1AMOE can be set to 1 by software and			STMR1 CHB brake enabled		
After STMR1 CHA braking event, PWM output signs normally 0x0: CHA PWM output according to brake configuration 0x1: CHA PWM returns to normal output Note: When the brake event is valid, it will be immediately reset synchronously; When the effective brake signal disappears, according to the choice of T1AAOE, the software set 1 or the hardware set 1 automatically. STMR1 CHA PWM normal output flag control bit 0x0: T1AMOE can only be software set to 1 after a valid brake event 0x1: T1AMOE can be set to 1 by software and	4	T1BEN	0x0: CHB brake is not enabled	RW	0x0
signs normally 0x0: CHA PWM output according to brake configuration 0x1: CHA PWM returns to normal output Note: When the brake event is valid, it will be immediately reset synchronously; When the effective brake signal disappears, according to the choice of T1AAOE, the software set 1 or the hardware set 1 automatically. STMR1 CHA PWM normal output flag control bit 0x0: T1AMOE can only be software set to 1 after a valid brake event 0x1: T1AMOE can be set to 1 by software and			Ox1: CHB brake enabled		
Ox0: CHA PWM output according to brake configuration Ox1: CHA PWM returns to normal output Note: When the brake event is valid, it will be immediately reset synchronously; When the effective brake signal disappears, according to the choice of T1AAOE, the software set 1 or the hardware set 1 automatically. STMR1 CHA PWM normal output flag control bit Ox0: T1AMOE can only be software set to 1 after a valid brake event Ox1 T1AAOE RW Ox0			After STMR1 CHA braking event, PWM output	XX7°	
configuration 0x1: CHA PWM returns to normal output Note: When the brake event is valid, it will be immediately reset synchronously; When the effective brake signal disappears, according to the choice of T1AAOE, the software set 1 or the hardware set 1 automatically. STMR1 CHA PWM normal output flag control bit 0x0: T1AMOE can only be software set to 1 after a valid brake event 0x1 RW 0x1			signs normally		
3 T1AMOE Ox1: CHA PWM returns to normal output Note: When the brake event is valid, it will be immediately reset synchronously; When the effective brake signal disappears, according to the choice of T1AAOE, the software set 1 or the hardware set 1 automatically. STMR1 CHA PWM normal output flag control bit Ox0: T1AMOE can only be software set to 1 after a valid brake event 0x1 RW 0x1			OxO: CHA PWM output according to brake		
Note: When the brake event is valid, it will be immediately reset synchronously; When the effective brake signal disappears, according to the choice of T1AAOE, the software set 1 or the hardware set 1 automatically. STMR1 CHA PWM normal output flag control bit 0x0: T1AMOE can only be software set to 1 after a valid brake event RW 0x0 0x1: T1AMOE can be set to 1 by software and			configuration		
Note: When the brake event is valid, it will be immediately reset synchronously; When the effective brake signal disappears, according to the choice of T1AAOE, the software set 1 or the hardware set 1 automatically. STMR1 CHA PWM normal output flag control bit 0x0: T1AMOE can only be software set to 1 after a valid brake event RW 0x0 0x1: T1AMOE can be set to 1 by software and			Ox1: CHA PWM returns to normal output	RW	
effective brake signal disappears, according to the choice of T1AAOE, the software set 1 or the hardware set 1 automatically. STMR1 CHA PWM normal output flag control bit 0x0: T1AMOE can only be software set to 1 after a valid brake event RW 0x0 0x1: T1AMOE can be set to 1 by software and	3	T1AMOE			0x1
to the choice of T1AAOE, the software set 1 or the hardware set 1 automatically. STMR1 CHA PWM normal output flag control bit 0x0: T1AMOE can only be software set to 1 after a valid brake event RW 0x0 0x1: T1AMOE can be set to 1 by software and			be immediately reset synchronously; When the		
or the hardware set 1 automatically. STMR1 CHA PWM normal output flag control bit 0x0: T1AMOE can only be software set to 1 after a valid brake event 0x1: T1AMOE can be set to 1 by software and			effective brake signal disappears, according		
STMR1 CHA PWM normal output flag control bit 0x0: T1AMOE can only be software set to 1 after a valid brake event 0x0 T1AAOE RW 0x0			to the choice of T1AAOE, the software set 1		
0x0: T1AMOE can only be software set to 1 after a valid brake event 0x0 T1AAOE 0x0: T1AMOE can only be software set to 1 after RW 0x0			or the hardware set 1 automatically.		
2 T1AAOE a valid brake event RW 0x0 0x1: T1AMOE can be set to 1 by software and			STMR1 CHA PWM normal output flag control bit		
Ox1: T1AMOE can be set to 1 by software and			0x0: T1AMOE can only be software set to 1 after		
	2	T1AAOE	a valid brake event	RW	0x0
			Ox1: T1AMOE can be set to 1 by software and		
overtlow after a valid braking event			overflow after a valid braking event		
STMR1 CHA Brake source		4	STMR1 CHA Brake source		
0x0: CHA selects the analog comparator 0		-\(\forall \)	0x0: CHA selects the analog comparator 0		
1 T1ASEL output as the brake source RW 0x0	1	T1ASEL	output as the brake source	RW	0x0
0x1: CHA selects analog Comparator 1 output		1/4			
as brake source		1277	as brake source		
STMR1 CHA brake enabled	۵		STMR1 CHA brake enabled		
O TIADA O O CHA basks is a second of the DW O O	0	T1AEN	OxO: CHA brake is not enabled	RW	0x0
U IIAEN UXU: CHA BYAKE IS NOT ENABLED KW UXU			0x1: CHA brake enabled		

14.4.14. STMR1_DTR

Addr = OxD6 (SFR)

Bit(s)	Name	Description	R/W	Reset
		STMR1 CHB software brake signal		
7	BRAKEBSF	0x0: CHB software brake signal is invalid	RW	0x0
		Ox1: CHB software brake signal is valid		
		STMR1 CHB brake output value		
		0x0: CHB PWM output 0 when the brake event is		
		valid		
G.F	DDAWEDWAI	Ox1: CHB PWM output 1 when brake event is valid	DW	00
6:5	BRAKEBVAL	0x2: CHB PWM output is off when brake event	RW	0x0
		is active		
		0x3: CHB PWM output is off when brake event		
		is active		
	HWCPWM	Hardware set CMPB_S register enabled in STMR1		
		complementary mode		
4		0x0: CMPB_S register is not enabled by	RW	0x0
4		hardware setting	ΚW	UXU
		0x1: CMPB_S register is enabled by hardware		
		setting		
	3//	CHB dead-zone output in STMR1 complementary		
3	DTRHO	mode	RW	0x0
3	DTBHO	0 x1: CHB PWM dead zone output shut down	IXW	UXU
	17-75	0 x0: CHB normal output PWM dead zone		
S	-15-3	STMR1 CHB dead zone enabled		
2	DTBEN	0x0: Dead zone setting is invalid	RW	0x0
		0 x1: dead zone set up effectively		
		CHA dead-zone output in STMR1 complementary		
1	DTAHO	mode	RW	0x0
1	DIAIIO	0x0: CHA PWM dead-time output is normal	IVW	UXU
		0 x1: CHA PWM dead zone output shut down		

		STMR1 CHA dead zone can make		
0	DTAEN	0 x0: dead zone setting	RW	0x0
		0 x1: dead zone set up effectively		

14.4.15. STMR1_PCONRA

Addr = 0xD7 (SFR)

Bit(s)	Name	Description	R/W	Reset
7	PAINITVAL	STMR1 CHA PWM initial output values 0x0: The initial PWM state is 0 after CHA count is enabled 0x1: Initial PWM state is 1 after CHA count is enabled	RW	0x0
6:5	CMPAVAL	STMR1 CHA PWM output value 0x0: The count value is less than the CHA comparison value output 1 and greater than the output 0 0x1: The count value is greater than the CHA comparison output 1 and less than the output 0 0x2: The count value is equal to the CHA comparison value and the output is flipped 0 x3: output unchanged	RW	0x0
4	PAENO	Can make STMR1 CHA PWM output 0x0: CHA PWM output is not enabled 0 x1: CHA PWM output can make	RW	0x0
3	PAFILTEREN	STMR1 CHA input filter enabled 0 x0: CHA input signal filtering 0x1: CHA input signal filtering	RW	0x0
2:1	CAPAMODE	STMR1 CHA capture point selection 0x0: No capture	RW	0x0

		Ox1: Capturing the rising edge		
		0x2: Capture the falling edge		
		0x3: Capture edges (rising and falling edges)		
		STMR1 CHA capture mode enabled		
0	CAPAEN	0x0: Capture mode is not enabled	RW	0x0
		0x1: Capture mode enabled		

14.4.16. STMR1_PCONRB

Addr = 0xD8 (SFR)

Bit(s)	Name	Description	R/W	Reset
7	PBINITVAL	STMR1 CHB PWM initial output value 0x0: The initial PWM state is 0 after CHB count is enabled 0x1: PWM initial state is 1 after CHB count is enabled	RW	0x0
6:5	CMPBVAL	STMR1 CHB PWM output values 0x0: The count value is less than the CHB comparison value output 1, greater than the output 0 0x1: The count value is greater than the CHB comparison value output 1, less than the output 0 0x2: The count value is equal to the CHB comparison value, the output is flipped 0x3: Output remains the same	RW	0x0
4	PBENO	STMR1 CHB PWM output enabled 0 x0: CHB PWM output is not enabled 0x1: CHB PWM output is enabled	RW	0x0
3	PBFILTEREN	STMR1 CHB input filter enabled 0x0: CHB input signal is not filtered 0x1: CHB input signal filtered	RW	0x0

		STMR1 CHB capture point selection		
		0x0: No capture		
2:1	CAPBMODE	Ox1: Capturing the rising edge	RW	0x0
		0x2: Capture the falling edge		
		0x3: Capture edges (rising and falling edges)		
		STMR1 CHB capture mode enabled		
0	CAPBEN	0x0: Capture mode is not enabled	RW	0x0
		0 x1: capture mode enabled	XXT.	

14.4.17. STMR1_IE

Addr = 0 xd9 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:6	_	- 37.>	I	_
		STMR1 CHB brake interrupt enabled		
5	BRAKEBIE	0x0: CHB brake interrupt is not enabled	RW	0x0
		0x1: CHB brake interrupt enabled		
		STMR1 CHA brake interrupt enabled		
4	BRAKEAIE	0x0: CHA brake interrupt is not enabled	RW	0x0
		Ox1: CHA brake interrupt enabled		
	СМРВІЕ	STMR1 count value is equal to CHB occur more		
		value/capture interrupt enabled		
3		0 x0: count value is equal to CHB comparison	RW	0x0
3	CMFDIE	values or capture, interrupt is not enabled	IΛW	UXU
	175	Ox1: Count value equal to CHB comparison value		
	-1523	or capture occurred, interrupt enabled		
A.	K	STMR1 count value equal to CHA comparison		
	, -	value/occurrence capture interrupt enable		
2	CMPAIE	0x0: Count value equal to CHA comparison value	RW	0x0
	OMIAIE	or capture occurred, interrupt is not enabled	IVW	UXU
		0 x1: count value is equal to the CHA to		
		compare value or capture, interrupts enabled		

1	UDIE	STMR1 count value equal to 0 Interrupt enable 0x0: Interrupts with a count equal to 0 are not enabled 0 x1: count value is equal to zero interrupt enabled Note: Sawtooth wave mode counts up without 0	RW	0x0
0	OVIE	STMR1 count value equal to cycle interrupt enable 0 x0: count value is equal to the periodic interrupt is not enabled 0 x1: count value is equal to the periodic interrupts enabled	RW	0x0
		Note: Sawtooth wave mode counts down without cycle interruption		

14.4.18. STMR1_SR

Addr = OxDA (SFR)

Bit(s)	Name	Description	R/W	Reset
7:6	-	<u></u>	I	-
5	BRAKEBIF	STMR1 CHB brake break sign 0x0: CHB valid braking did not occur 0x1: CHB effective braking has occurred Note: Write 1 to clear, write 0 to invalidate. Read as flag status.	RW	0x0
4	BRAKEAIF	STMR1 CHA brake break sign 0x0: CHA valid braking did not occur 0x1: CHA valid braking has occurred Note: Write 1 to clear, write 0 to invalidate. Read as flag status.	RW	0x0

		STMR1 count value equal to CHB comparison		
		value/occurrence of capture interrupt flag		
		0x0: The count value is equal to the CHB		
		comparison value or the capture did not occur		
3	CMPBIF		RW	0x0
		Ox1: Count value equal to CHB comparison value		
		or capture has occurred		
		Note: write 1, 0 is invalid. Read as flag	.X/ _A C	
		status.	KAT	
		STMR1 count value equal to CHA comparison		
		value/occurrence capture interrupt flag		
		0x0: The count value is equal to the CHA		
2	CMPAIF	comparison value or the capture did not occur	RW	0x0
		0 x1: count value is equal to the CHA to		
		compare value or capture has occurred		
		Note: Write 1 to clear, write 0 to invalidate.		
		Read as flag status.		
		STMR1 count value is equal to zero interrupt		
		flag		
1	UDIF	0x0: A count equal to 0 did not occur	RW	0x0
1	ODII	Ox1: Count value equal to 0 has occurred	IXW	UXU
		Note: Write 1 to clear, write 0 to invalidate.		
		Read as flag status.		
		The STMR1 count value is equal to the cycle		
		interruption flag		
0	7-5	0x0: The count value is equal to the cycle did		
	OVID	not occur	Dw	0.0
	OVIF	Ox1: The count is equal to the cycle has	RW	0x0
.34		occurred		
		Note: Write 1 to clear, write 0 to invalidate.		
		Read as flag status.		

14.4.19. STMR2_CR

Addr = 0xE4 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:6	_	_	_	ı
		STMR2 Capture STMR1 brake filter		
		0x0: STMR2 does not capture STMR1 brake filter	XLO	
		control		
5	CAPTMR1	Ox1: STMR2 captures STMR1 brake filter	RW	0x0
		control		
		Note: After capture, STMR2 brake filter and		
		STMR1 brake filter Settings are synchronized.		
		STMR2 Read shadow register control		
		0x0: Read register PR/CMPA/CMPB to get the		
4	SELSREG	value of register PR_S/CMPA_S/CMPB_S	RW	0x0
		O x1: read the register PR/CMPA CMPB get		
		PR/CMPA CMPB register values		
		STMR2 Count directions		
3	DIR	0x0: Count down	RW	0x1
		0x1: Count up		
		STMR2 counter count mode		
	4	0x0: Sawtooth Wave count mode		
2:1	MODE	Ox1: Triangle Wave A count mode	RW	0x0
	1/	0x2: Triangle Wave B count mode		
	1/4	0x3: Hold		
	1-15	STMR2 count enabled		
0	TMREN	0x0: STMR2 count is not enabled	RW	0x0
\sim		0x1: STMR2 count is enabled		

14.4.20. STMR2_FCONR

Addr = 0xE5 (SFR)

Bit(s)	Name	Description	R/W	Reset
		STMR2 count source		
		0x0: SYS_CLK		
7:6	INCSEL	Ox1: rising edge of PIN_SEL	RW	0x0
		0x2: PIN_SEL falling edge		
		0x3: PIN_SEL edge (rising and falling)		
		STMR2 Count clock source	XLO	
		0x0: XOSCM/2		
5:4	PINSEL	0x1:32KHz RC	RW	0x0
		0x2: CHA input		
		0x3: CHB input		
3:0	PREDIV	STMR2 counts the predivision frequency	RW	0x0
3.0	LVEDIA	O to 15 corresponds to 1 to 16 dividers	IVW	UXU

14.4.21. STMR2_PRL

Addr = OxDD (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	STMR2PRL	STMR2 cycle register 8 bits lower	RW	0xFF

14. 4. 22. STMR2 PRH

Addr = OxDE (SFR)

	/ 1-7			
Bit(s)	Name	Description	R/W	Reset
7:0	STMR2PRH	STMR2 cycle register is 8 bits high	RW	0xFF

14.4.23. STMR2_CMPAL

Addr = OxDF (SFR)

Bit(s)	Name	Description	R/W	Reset
7.0	CATHER CALLS II	STMR2 CHA compare value register 8 bits	DW	0.0
7:0	STMR2CMPAL	lower	RW	0x0

14.4.24. STMR2_CMPAH

Addr = 0xE1 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	STMR2CMPAH	STMR2 CHA is 8 bits higher than the value	RW	0x0
7.0	STMR2CMFAII	register	ΙζW	UXU

14.4.25. STMR2_CMPBL

Addr = 0xE2 (SFR)

В	sit(s)	Name	Description	R/W	Reset
	7:0	STMR2CMPBL	STMR2 CHB comparison value register 8 bits lower	RW	0x0

14.4.26. STMR2_CMPBH

Addr = 0xE3 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	CTMDQ CMDDH	STMR2 CHB is 8 bits higher than the value		0x0
7.0	STMR2_CMPBH	register	RW	UXU

14.4.27. STMR2_VPERR

Addr = 0xE6 (SFR)

Bit(s)	Name	Description	R/W	Reset
		STMR2 CHA software brake signal		
7	BRAKEASF	0x0: CHA software brake signal is invalid	RW	0x0
		Ox1: CHA software brake signal is valid	XL°	
		STMR2 CHA brake output values		
		0x0: CHB PWM output 0 when the brake event		
		is valid		
		Ox1: CHB PWM output 1 when brake event is		
6:5	BRAKEAVAL	valid	RW	0x0
		0x2: CHB PWM output is off when brake event		
		is active		
		Ox3: When the brake event is effective, the		
		CHB PWM output is turned off		
		STMR2 cycle interval response counting		
		conditions		
		0x0: The cycle interval function is invalid		
		0x1: Sawtooth wave up or down overflow point		
4:3	PCNTE	or triangle wave valley	RW	0x0
	- 	0x2: sawtooth wave up or underflow point or		
		triangle wave peak		
		0x3: Sawtooth wave upper or underflow point		
		or triangle wave peak and trough		
	137-15	STMR2 cycle interval response time		
	-155	0x0:1 response per cycle		
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	K.	0x1:2 cycles respond once		
	DONTE	0x2: one response in 4 cycles	Diii	0.0
2:0	PCNTS	0x3: one response in eight cycles	RW	0x0
		0x4: one response in 16 cycles		
		0x5: one response in 32 cycles		
		0x6: one response in 64 cycles		

		i l	
	0.7		
	0x7: one response in 128 cycles		
I			

14.4.28. STMR2_DTUA

Addr = 0xE7 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	STMR2_DTUA	STMR2 dead time setting register	RW	0x0

14.4.29. STMR2_BRAKE

Addr = 0xE8 (SFR)

Bit(s)	Name	Description	R/W	Reset
7	T1BMOE	Normal PWM output signs after STMR2 CHB brake event 0x0: CHB PWM output according to brake configuration 0x1: CHB PWM returns to normal output Note: When the brake event is effective, it will be immediately reset synchronously; When the effective brake signal disappears, according to the choice of T1BAOE, it will be set by software or automatically set by hardware.	RW	0x1
6	T1BAOE	STMR2 CHB PWM normal output flag control bit 0x0: T1BM0E can only be software set to 1 after a valid brake event 0x1: T1BM0E can be set 1 by software and overflow after a valid brake event	RW	0x0
5	T1BSEL	STMR2 CHB brake source 0x0: CHB selects analog comparator 0 output	RW	0x0

		as brake source		
		Ox1: CHB selects analog comparator 1 output		
		as brake source		
		STMR2 CHB brake enabled		
4	T1BEN	0x0: CHB brake is not enabled	RW	0x0
		0x1: CHB brake enabled		
		After STMR2 CHA braking event, PWM output	./	
		signs normally	KXT,	
		Ox1: CHA PWM returns to normal output		
		0x0: CHA PWM output according to brake		
		configuration		
3	T1AMOE	Note: When the brake event is valid, it will	RW	0x1
		be immediately reset synchronously; When		
		the effective brake signal disappears,		
		according to the choice of T1AAOE, the		
		software set 1 or the hardware set 1		
		automatically.		
		STMR2 CHA PWM normal output flag control bit		
		0x0: T1AMOE can only be software set to 1		
2	T1AAOE	after a valid brake event	RW	0x0
		0x1: T1AMOE can be set to 1 by software and		
		overflow after a valid braking event		
		STMR2 CHA Brake source		
		0x0: CHA selects the analog comparator 0		
1	T1ASEL	output as the brake source	RW	0x0
	KK	Ox1: CHA selects analog Comparator 1 output		
	1-75	as brake source		
.3		STMR2 CHA brake enabled	_	
0	T1AEN	0x0: CHA brake is not enabled	RW	0x0
		Ox1: CHA brake enabled		

14.4.30. STMR2_DTR

Addr = 0xE9 (SFR)

Bit(s)	Name	Description	R/W	Reset
		STMR2 CHB software brake signal		
7	BRAKEBSF	0x0: CHB software brake signal is invalid	RW	0x0
		Ox1: CHB software brake signal is valid	XL	
		STMR2 CHB brake output value		
		0x0: CHB PWM output 0 when the brake event		
		is valid		
		Ox1: CHB PWM output 1 when brake event is		
6:5	BRAKEBVAL	valid	RW	0x0
		0x2: CHB PWM output is off when brake event		
		is active		
		0x3: CHB PWM output is off when brake event		
		is active		
	НЖСРЖМ	Hardware set CMPB_S register enabled in		
		STMR2 complementary mode		
4		0x0: The CMPB_S register is not enabled by	DW	0.0
4		the hardware setting	RW	0x0
		Ox1: CMPB_S register is enabled by hardware		
	/7.	setting		
	2//	CHB dead-zone output in STMR2 complementary		
	DEDITO A	mode	DW.	0.0
3	DTBHO	0x0: CHB PWM dead-zone normal output	RW	0x0
	1375	Ox1: CHB PWM dead-time output is off		
	-15/-3	STMR2 CHB dead zone enabled		
2	DTBEN	0x0: Dead zone setting is invalid	RW	0x0
		Ox1: The dead zone setting is valid		
		CHA dead-zone output in STMR2 complementary		
		mode		
1	DTAHO	Ox1: CHA PWM dead-time output is off	RW	0x0
		0x0: CHA PWM dead-time output is normal		

		STMR2 CHA dead zone enabled		
0	DTAEN	0x0: Dead zone setting is invalid	RW	0x0
		Ox1: The dead zone setting is valid		

14.4.31. STMR2_PCONRA

Addr = OxEA (SFR)

Bit(s)	Name	Description	R/W	Reset
7	PAINITVAL	STMR2 CHA PWM initial output values 0x0: The initial PWM state is 0 after CHA count is enabled 0x1: Initial PWM state is 1 after CHA count is enabled	RW	0x0
6:5	CMPAVAL	STMR2 CHA PWM output values 0x0: The count value is less than the CHA comparison value output 1 and greater than the output 0 0x1: The count is greater than the CHA comparison output 1, less than the output 0 0x2: The count value is equal to the CHA comparison value and the output is flipped 0x3: Output remains the same	RW	0x0
4	PAENO	STMR2 CHA PWM output enabled 0x0: CHA PWM output is not enabled 0x1: CHA PWM output is enabled	RW	0x0
3	PAFILTEREN	STMR2 CHA input filtering enabled 0x0: CHA input signal is not filtered 0x1: CHA input signal filtered	RW	0x0
2:1	CAPAMODE	STMR2 CHA capture point selection 0x0: No capture 0x1: Capturing the rising edge 0x2: Capture the falling edge	RW	0x0

		0x3: Capture edges (rising and falling		
		edges)		
		STMR2 CHA capture mode enabled		
0	CAPAEN	0x0: Capture mode is not enabled	RW	0x0
		0x1: Capture mode is enabled		

14.4.32. STMR2_PCONRB

Addr = OxEB (SFR)

Bit(s)	Name	Description	R/W	Reset
7	PBINITVAL	STMR2 CHB PWM initial output value 0x0: The initial PWM state is 0 after CHB count is enabled 0x1: PWM initial state is 1 after CHB count is enabled	RW	0x0
6:5	CMPBVAL	STMR2 CHB PWM output value 0x0: The count value is less than the CHB comparison value output 1, greater than the output 0 0x1: The count value is greater than the CHB comparison value output 1, less than the output 0 0x2: The count value is equal to the CHB comparison value, the output is flipped 0x3: Output remains the same	RW	0x0
4	PBENO	STMR2 CHB PWM output enabled 0x0: CHB PWM output is not enabled 0x1: CHB PWM output enabled	RW	0x0
3	PBFILTEREN	STMR2 CHB input filter enabled 0x0: CHB input signal is not filtered 0x1: CHB input signal filtered	RW	0x0
2:1	CAPBMODE	STMR2 CHB capture point selection	RW	0x0

		0x0: No capture		
		0x1: Capturing the rising edge		
		0x2: Capture the falling edge		
		0x3: Capture edges (rising and falling		
		edges)		
		STMR2 CHB capture mode enabled		
0	CAPBEN	0x0: Capture mode is not enabled	RW	0x0
		0x1: Capture mode is enabled	XXZ.)

14.4.33. STMR2_IE

Addr = OxEC (SFR)

Bit(s)	Name	Description	R/W	Reset
7:6	_	- /áz >	I	ı
5	BRAKEBIE	STMR2 CHB brake interrupt enabled 0x0: CHB brake interrupt is not enabled	RW	0x0
4	BRAKEAIE	Ox1: CHB brake interrupt enabled STMR2 CHA brake interrupt enabled Ox0: CHA brake interruption is not enabled Ox1: CHA brake interrupt enabled	RW	0x0
3	СМРВІЕ	STMR2 CHB count value equal to the comparison value/capture interrupt enable occurs 0x0: The count value is equal to the CHB comparison value or capture occurs, interrupt is not enabled 0x1: Count value equal to CHB comparison value or capture occurred, interrupt enabled	RW	0x0
2	CMPAIE	STMR2 CHA count value equal to the comparison value/capture interrupt enable occurs 0x0: Count value equal to CHA comparison	RW	0x0

		value or capture occurs, interrupt is not		
		enabled		
		Ox1: Count value equal to CHA comparison		
		value or capture occurred, interrupt		
		enabled		
		STMR2 count value equal to 0 Interrupt		
		enable		
		0x0: Interrupts with a count equal to 0 are	1XX7.)
1	UDIE	not enabled	RW	0x0
		0x1: Count value equal to 0 interrupt enable		
		Note: Sawtooth wave mode counts up without		
		0 interrupt		
		STMR2 count value equal to cycle interrupt		
		enable		
		0x0: Count value equal to cycle interrupt		
	OWED	not enabled	DW	0.0
0	OVIE	Ox1: Count value equal to cycle interrupt	RW	0x0
		enabled		
		Note: Sawtooth wave mode counts down without		
		cycle interruption		

14.4.34. STMR2_SR

Addr = 0xED (SFR)

Bit(s)	Name	Description	R/W	Reset
7:6	-13-3	_	-	-
X	1	STMR2 CHB brake interrupt flag		
		0x0: CHB valid braking did not occur		
5	BRAKEBIF	0x1: CHB valid braking has occurred	RW	0x0
		Note: Write 1 to clear, write 0 to		
		invalidate. Read as flag status.		
4	BRAKEAIF	STMR2 CHA brake break sign	RW	0x0

	Γ			
		0x0: CHA valid braking did not occur		
		Ox1: CHA valid braking has occurred		
		Note: Write 1 to clear, write 0 to		
		invalidate. Read as flag status.		
		The STMR2 CHB count value is equal to the		
		comparison value/capture interrupt flag		
		occurs		
		0x0: CHB count equal to comparison value or	XX7°	
3	CMPBIF	capture did not occur	RW	0x0
		0x1: CHB count equal to comparison value or		
		capture has occurred		
		Note: Write 1 to clear, write 0 to		
		invalidate. Read as flag status.		
		STMR2 CHA count value equal to comparison		
		value/occurrence capture interrupt flag		
		0x0: CHA count value equal to comparison		
	CMDATE	value or capture did not occur	DW	0.0
2	CMPAIF	0x1: CHA count equal to comparison value or	RW	0x0
		capture has occurred		
		Note: Write 1 to clear, write 0 to		
		invalidate. Read as flag status.		
		The STMR2 count value is equal to 0 interrupt		
		flag		
	-3//	0x0: Count equal to 0 did not occur	D.W.	
1	UDIF	0x1: Count equal to 0 has occurred	RW	0x0
	XX	Note: Write 1 to clear, write 0 to		
	1-15	invalidate. Read as flag status.		
3	Z.Y'	The STMR2 count value is equal to the cycle		
-X	1	interruption flag		
		0 x0: count value is equal to the cycle does		
0	OVIF	not take place	RW	0x0
		Ox1: The count is equal to the cycle has		
		occurred		
		Note: Write 1 to clear, write 0 to		
_				

invalidate. Read as flag status.		
----------------------------------	--	--

14.4.35. STMR_ALLCON

Addr = 0xF5 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:6	_	-		_
5	SCLRR	STMR1 and STMR2 counts are zeroed synchronously Write 1 to clear, write 0 to invalidate	WO	0x0
4	SSTPR	STMR1 and STMR2 stop counting in sync Write 1 to be valid, write 0 to be invalid	WO	0x0
3	SSTAR	STMR1 and STMR2 start counting synchronously Write 1 is valid, write 0 is invalid	WO	0x0
2	TMR2CLRCNT	TMR2 count clear Write 1 to clear, write 0 to invalidate	WO	0x0
1	TMR1CLRCNT	TMR1 count clear to zero Write 1 to clear, write 0 to invalidate	WO	0x0
0	TMROCLRCNT	TMRO count clear to zero Write 1 to clear, write 0 to invalidate	WO	0x0

14.5. Instructions for using the process

- Select counting mode, counting direction;
- Select counting clock source (PIN_SEL), select counting mode (rising edge, falling edge) INC_SEL;
- Configure frequency division register, cycle register;
- Choose whether to open capture mode or PWM output mode;
- If you choose capture mode, configure the capture mode related registers;
- If PWM output mode is selected, configure the comparator register and other

PWM output related registers, including dead-time and brake related registers.

• Count enable position 1;

15. CRC16 module

15.1. Feature Overview

CRC16 functional features are as follows:

- Support CRC16 CCITT FALSE/CRC16 XMODEM is calculated
- 1byte data is calculated per system clock cycle
- It supports changing the initial value to realize the support of different CRC protocols

Note: When FLASH uses the CRC check code, the CRC module is temporarily unavailable

15.2. The basic function

The CRC16-CCITT-FALSE protocol is $\hat{x}16+\hat{x}12+\hat{x}5+1$, the initial value is 0xffff, the input data is not negated, the output data is not negated, and the output data XOR 0x0.

CRC16-XMODEM protocol is $\hat{x}16+\hat{x}12+\hat{x}5+1$, the initial value is 0x0, the input data is not negated, the output data is not negated, the output data XOR 0x0.

CRC16 module does parallel CRC calculation of 1byte data without input once, which greatly improves the operation speed compared with serial calculation of CRC.

Note that when using CRC16 module, you need to use CRC_REG register to configure

the initial value of CRC16 calculation each time you use the module, and the initial value is 16 bits. So it needs to be configured twice, the initial value can only be 0xffff, 0x0, at the same time, the result of CRC16 operation is 16 bits, so the CRC_FIFO register needs to be read twice when reading the result, and the two read values are concatenated into a 16 bit result is the real result of CRC16.

15.3. Block diagram of modules




Figure 15.1 Block diagram of the CRC16 structure

15.4. The register list

Table 15-1 CRC register list

Address	Register Name	Description
0x9E (SFR)	CRC_REG	CRC initial register
0x9F (SFR)	CRC_FIF0	CRC data fifo register

15.5. Register details

15. 5. 1. CRC_REG

Addr = 0x9E (SFR)

Bit(s)	Name	Description	R/W	Reset
		CRC initial value configuration	X1º	
		It is necessary to set the initial value of		
7:0	INITSET	CRC check before each use. The default is	W	0xFF
		Oxffff when power on, and the initial value		
		needs to be written twice		

15. 5. 2. CRC FIFO

Addr = 0x9F (SFR)

Bit(s)	Name	Description	R/W	Reset
	CRC Data configuration			
	7.0	Write: 1byte data for each CRC check	DW	
7.0		Read: Read the register once to read the		
7:0 DATA	DATA	1byteCRC result, if you need to read the	RW	_
	0	CRC16 send over need to read twice to spell		
	2/	16bit		

15.6. Using the process that

- Configure CRC_REG, generally 0xfffff/0x0000 (you need to write this register twice)
- The need to check 1 byte data through CRC_FIFO this register to write in
- When you need to read the result, read the CRC_FIFO twice to form a CRC16

16. FLASH Controller Module

16.1. Feature Overview

Logic Flash (hereinafter referred to as "Flash") functional features are as follows:

- Flash controller with operation protection function (need to configure password register to enable before Flash operation)
- Can be achieved through configuration register to burn the Flash memory (128 byte) erase/full/sectors

Slice (4K) erase function, while supporting online burning

- By configuring the register, it can realize the CRC check of the Flash memory data
- It supports the use of EEPROM-like

16.2. The module block diagram




Figure 16-1 FLASH structure block diagram

16.3. List of registers

Table 16-1 FLASH register list

Address	Register Name	Description
0xA0 (SFR)	FLASH_CON	FLASH control register
0xA1 (SFR)	FLASH_STA	FLASH state register
0xA2 (SFR)	FLASH_DATA	FLASH program data register
0xA3 (SFR)	FLASH_TIMO	FLASH timing control register 0
0xA4 (SFR)	FLASH_TIM1	FLASH timing control register 1
0xA5 (SFR)	FLASH_CRCLEN	FLASH CRC data length register
0xA6 (SFR)	FLASH_PASSWORD	FLASH operation to protect register
0xA7 (SFR)	FLASH_ADDR	FLASH program/erase address register
OxAA (SFR)	FLASH_TRIM	FLASH test mode register

16.4. Register details

16. 4. 1. FLASH_CON

Addr = OxAO (SFR)

Bit(s)	Name	Description	R/W	Reset
7:4	_	_	X/Lº	1
3	CRCST	FLASH CRC function triggered Write 1 to trigger CRC check, you need to configure the size of FLASH_CRCLEN to	WO	0x0
		trigger this operation, and you can't run CRC code in the DATA area		
2	CERST	FLASH full erase function triggered Write 1 to trigger full sheet erase	WO	0x0
1	SERST	FLASH sector erase function triggered Write 1 to trigger sector erase, you need to configure 128byte aligned address to trigger	WO	0x0
0	PROGST	FLASH burn function triggered Write 1 Trigger the burn operation	WO	0x0

Note: The FLASH controller has the operation protection function, and the FLASH_PASSWORD register needs to be configured correctly before the above operation is triggered correctly.

16. 4. 2. FLASH_STA

Addr = 0xA1 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:5	_	-	-	_
4	NVRLOCK	FLASH's information area sign signal	RO	0x1
1	WILDON	0x0: The information area failed the	NO	OXI

		inspection (does not work properly) 0x1: information area passed validation (can be used)		
3	CRCPEND	CRC mode work flag bit 0x0: CRC checking is in progress 0x1: Idle state	RO	0x1
2	CERPEND	Full film erase mode work logo 0x0: Full chip erase is in progress 0x1: Idle state	RO	0x1
1	SERPEND	Sector erase mode work flag 0x0: Sector erasing is in progress 0x1: Idle state	RO	0x1
0	PROGPEND	Burn mode work flag 0x0: Burning is in progress 0x1: Idle state	RO	0x1

16. 4. 3. FLASH_DATA

Addr = OxA2 (SFR)

Bit(s)	Name	Description	R/W	Reset
		FLASH burns the data		
	DATA	The data of FLASH memory is 16 bits, and the	DW	0x0
7:0		register needs to be written twice when it		
7.0	DATA	needs to be operated. The first time is to	RW	UXU
4	17.75	write the lower 8 bits, and the second time		
	-15/-3	is to write the higher 8 bits		

16.4.4. FLASH_TIMO

Addr = 0xA3 (SFR)

Bit(s)	Name	Description	R/W	Reset	
DIC(S)	Name	Description	K/W	reset	ı

7:6	TERH	Sector erase timing control (default time is 50ms) 0x0: Default value 0x1:51ms 0x2:52ms 0x3:53ms	RW	0x0
5:4	TPOAM	Post-sync signal Timing control signal (default time is 2us) 0x0: Default value 0x1:3us 0x2:4us 0x3:5us	RW	0x0
3:2	TPRAM	Presync signal timing control signal (default time is 2us) 0x0: Default value 0x1:3us 0x2:4us 0x3:5us	RW	0x0
1:0	ТРСНГ	Burn timing control signal (default time is 20us) 0x0: Default value 0x1:21us 0x2:22us 0x3:23us	RW	0x0

16. 4. 5. FLASH_TIM1

Addr = 0xA4 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:6	TPEL	Continuous operation timing control (default time is 2*Tsys)	RW	0x0
		0x0: Default value		

	1			
		0x1:3 *Tsys		
		0x2:4*Tsys		
		0x3:5*Tsys		
		Full chip erasure timing control signal		
		(default time is 50ms)		
F. 4	TCERH	0x0: Default value	RW	00
5:4	ICERH	0x1:51ms	KW	0x0
		0x2:52ms	1XXT o	
		0x3:53ms		
		TKP 2 Read periodic timing control signals		
	ТКР	0x0: Default value		
3:2		0x1: Tsys	RW	0x0
		0x2:2*Tsys		
		0x3:3*Tsys		
		Read signal high level timing control signal		
1:0		0x0: Default value		
	ТКН	0x1: Tsys	RW	0x0
		0x2:2*Tsys		
		0x3:3*Tsys		

Note: TKH should be configured with a value greater than or equal to TKP (see the specific configuration table for TKP and TKH configuration)

16. 4. 6. FLASH_CRCLEN

Addr = OxA5 (SFR)

Bit(s)	Name	Description	R/W	Reset
	/1	Data length for CRC operation		
7:0	LEN	The data size (in bytes) of the CRC check	RW	0x0
		operation.		

Note: When FLASH_CRCLEN is configured with a value of 0, the CRC operation cannot be triggered!

16. 4. 7. FLASH_PSWD

Addr = OxA6 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	PASSWORD	FLASH operates protected password registers		
		The operation protects the password, which	WO) 0x0
		needs to be configured before performing the		
		operation of FLASH_CON, and the password is		
		0xB9		

16. 4. 8. FLASH_ADDR

Addr = OxA7 (SFR)

Bit(s)	Name	Description		Reset
7:0	ADDR	FLASH's address register The address of FLASH memory is 16 bits, and the effective bit is 12 bits. When you need to operate, you need to write to the register twice, the first time to write the high 8 bits, and the second time to write the low 8 bits	WO	0x0

Note:

- 1. When doing FLASH sector erase, the address needs to be aligned (128 bytes), otherwise the operation cannot be carried out.
- 2. When FLASH burning, FLASH Control has base address offset (offset is 0x8000), the conversion formula is as follows:

 $FLASH_ADDR = (W_ADDR - 0x8000)/2$

Where W_ADDR is the Flash physical address, FLASH_ADDR is the register, the Flash bit width is 16bit, so the address needs to be divided by 2.

Suppose the address to be stored is 0x9000, then FLASH_ADDR = (0x9000-0x8000)/2=0x800.

16. 4. 9. FLASH TRIM

Addr = OxAA (SFR)

Bit(s)	Name	Description		Reset
7:6	_	-24	_	-
5	MODESEL	MODESEL signal in test mode	RW	0x0
4:3	TRIM	TRIM signal in test mode	RW	0x2
2:1	VRDCGSEL	VRDCGSEL signal in test mode	RW	0x1
0	TRF	TRF signal in test mode	RW	0x0

Note: under normal use don't need to configure the register (only for the use of the test, use can cause problems in the test mode)

16.5. Instructions for Use

- Configure the address of the FLASH that needs to be operated (align the corresponding address to trigger the corresponding operation)
- Configure the data of the FLASH that needs to be operated
- Configure FLASH PASSWORD register to enable
- Configure FLASH_CON to trigger the corresponding FLASH operation
- Wait until the pending corresponding to FLASH_STA is high to end a FLASH operation

17. Analog-to-digital Converter (ADC)

17.1. Feature Overview

The module is a 12bit successive approximation ADC controller. The ADC supports a variety of operation modes: single conversion/two channel alternating trigger, all GPIO and internal channels can be selected for conversion, ADC startup includes software startup, and advanced Timer1/2 trigger startup.

The input clock of the ADC must not exceed 4Mhz, which is generated by the system clock through frequency division.

• 12 bit ADC with quantitative, optional internal or external reference voltage reference voltage for the ADC reference

Voltage, internal reference voltage is 1.2V and 2.4V optional; External reference voltage is VCC by default

- The Analog test signal can be input to any I/O port through the path selection of the ADC
- The conversion speed can reach 200Ksps
- ullet Sampling time is adjustable, adjustable range: 5 $^{\sim}$ 256 ADC clock
- Support single channel configuration delay trigger
- Comparator offset can be calibrated using analog/digital
- Supports dual channels with arbitration trigger (hardware delay feature is not enabled on either channel)
- 1 way software trigger and 7 way hardware trigger are supported
- All GPIO and internal channels are supported as analog conversion channels

17.2. Basic Features

17.2.1. Single channel trigger mode

The single channel trigger mode is to enable only CHANOEN/CHAN1EN in ADC_CFGO. If only channel 0 is enabled, only the trigger source of channel 0 of ADC_CHSO configured can trigger the conversion of ADC, and the ADC uses the analog conversion channel of ADC_CHSO at this time. Of course, only channel 1 is enabled.

17.2.2. Dual channel trigger mode

In the dual channel can trigger mode is also ADC_CFGO CHANOEN/CHAN1EN, in this mode, channel 0 priority is higher than 1 priority, in this time will appear in the following two cases:

- Arbitration: When ADC_CHSO and ADC_CHS1 configuration of the trigger source to trigger an ADC at the same time, the first response ADC_CHSO configuration trigger source, at the same time, the corresponding simulation in adopting ADC_CHSO sampling channel, again after the response of channel zero trigger response after 1 trigger, Response of channel 1 in ADC_CHS1 trigger when use the corresponding simulation sampling channel
- Line: Transformed the channel 0, if again channel 0 trigger at this time will be ignored, not response won't latch, if at this time to channel 1 will latch to trigger the request of channel 1, wait until the channel 0 transformation after the conversion of channel 1, again, of course, the channel 1 conversion is also in the same way, to channel 1 trigger will be ignored, But if the channel zero trigger, corresponding request will latch, wait until after the conversion

channel 1 to channel 0.

17.2.3. Single channel trigger delay model

Single channel of trigger delay model is only enabled ADC_CFGO CHANOEN & DLYOEN/CHAN1EN & DLY1EN, in this mode when the channel O after the trigger source to the ADC_CHSO configuration, not immediately start the ADC conversion, Need to wait for ADC_CFG3 configured in delay time before going to convert the ADC, at the same time, in this mode, the ADC two channel no arbitration mechanism, so in this mode is not recommended for switching to another channel.

17.2.4. Analog/digital calibration alignment

Simulation calibration needs to make to CALIBEN ADC_CFGO, then channel 0 configured to single channel trigger mode, a software when triggered, will transform the results after low six wrote comp_trim_vdd, then closed CALIBEN, and clear channel 0 in ADC_STA complete marks and analog calibration.

Digital calibration only need ADC_CFG1 CPCALIBST, waiting for the number in the ADC_STA calibration after the sign bit, clear digital calibration after mark a complete digital calibration.

17.3. The module block diagram




Figure 17-1 ADC structure diagram

17.4. List of registers

Table 17-1 ADC register list

Address	Register Name	Description
0x91 (SFR)	ADC_CFG0	ADC configuration 0 register
0x92 (SFR)	ADC_CFG1	ADC configuration 1 register
0x9A (SFR)	ADC_CFG2	ADC configuration 2 register
OxEE (SFR)	ADC_CFG3	ADC configuration 3 register
0x93 (SFR)	ADC_STA	ADC state register

0x94 (SFR)	ADC_DATAHO	ADC channelO data high 8bit register
0x95 (SFR)	ADC_DATALO	ADC channelO data low 4bit register
0x96 (SFR)	ADC_DATAH1	ADC channell data high 8bit register
0x97 (SFR)	ADC_DATAL1	ADC channel1 data low 4bit register
0x98 (SFR)	ADC_CHS0	ADC channelO select register
0x99 (SFR)	ADC_CHS1	ADC channel1 select register

17.5. Register details

17. 5. 1. ADC_CFG0

Addr = 0x91 (SFR)

Bit(s)	Name	Description	R/W	Reset
7	CALIBEN	Enable hardware calibration Turn on channel 0 as calibration result, fill back comp_trim_vdd	RW	0x0
6	DLY1EN	Channel 1 ADC trigger delay function enabled $0x0$: Off $0x1$: Open	RW	0x0
5	DLYOEN	Channel O ADC trigger delay function enabled 0x0: Off 0x1: Open	RW	0x0
4	ADCEN	A/D conversion enabled 0x0: Off 0x1: Open	RW	0x0
3	CHAN1EN	Channel 1 Convert enable 0x0: Off 0x1: Open	RW	0x0
2	CHANOEN	Channel 0 conversion enabled 0x0: Off	RW	0x0

		0x1: Open		
1	ADST1	ADC channel 1 triggers conversion Write 1 began to trigger the channel 1	WO	0x0
0	ADST0	ADC channel 0 triggers conversion Write 1 to start triggering channel 0 for conversion	WO	0x0

Note: The trigger delay function does not come with arbitration, so you cannot use both channels for conversion when using the trigger delay function!

17. 5. 2. ADC_CFG1

Addr = 0x92 (SFR)

Bit(s)	Name	Description	R/W	Reset
7	_	-	I	ı
6	CPCALIBST	Digital calibration function trigger bit When the digital calibration function is triggered, write 1 to trigger. After triggering, the ADC module will automatically calibrate. After calibration, the calibration value will be filled in to comp_trim_vdd	WO	0x0
5:2	ADCPRE	ADC clock divider When the frequency ratio is n+ 1,0, the default is 2 frequency, the maximum input clock frequency of ADC is 4MHz, Fadc=Fsys/ADCPRE, where Fadc is the input frequency of ADC, Fsys is the main frequency of the system clock 0x0:2 frequency division 0x1:2 split frequency 0x2:3 split frequency	RW	0x7

		0x4:5 split frequency		
		0 xe: 15 points and frequency		
		OxF: split frequency 16		
		Interrupt enabled for ADC channel 1		
1	CHAN1 IE	0x0: Off	RW	0x0
		0x1: Open	,	
		Interrupt enabled for ADC channel 0	XXT.	
0	CHANOIE	0x0: Off	RW	0x0
		0x1: Open		

17. 5. 3. ADC_CFG2

Addr = 0x9A (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0		Sampling time configuration		
		Configuration ratio is n+1 clock		
		0x0:1 ADC clocks		
	FSMPCYC	0x1:2 ADC clocks	RW	0x4
		0x2:3 ADC clocks		
	/7	N^		
	3//	0 XFF: 256 ADC clock		

Note: In order for the ADC to work properly, the minimum sampling time is configured to be $0\mathrm{x}3$

17. 5. 4. ADC_CFG3

Addr = OxEE (SFR)

Bit(s)	Name	Description	R/W	Reset
7:4	_	-	1	-

		Trigger the delay time configuration		
		The configuration ratio is 4n+3 ADC clocks		
		0x0:3 ADC clocks		
3:0	DLYCYC	0x1:7 ADC clocks	RW	0x0
		0x2:11 ADC clocks		
		0 xf: 67 ADC clock		

17. 5. 5. ADC_STA

Addr = 0x93 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:5	_	- , , , ,	I	_
		Digital calibration completion flag		
		0x0: Digital calibration is not		
4	EODTADCFLAG	completed/not enabled	RW	0x0
		Ox1: Digital calibration is complete		
		Write 1 clear 0		
		Analog calibration completion flag		
		0x0: Analog calibration not completed/not		
3	EOATADCFLAG	enabled	RW	0x0
	3//-	0x1: Simulation calibration is completed		
	*	Write 1 clear 0		
	1/4	Channel 1 Conversion completion flag		
	127-75	0x0: Channel 1 conversion is not		
2	CHAN1OVPEND	complete/Channel 1 is not enabled	RW	0x0
4		Ox1: Channel 1 conversion is complete		
		Write 1 clear 0		
		Channel O conversion complete flag		
1	CHANOOVPEND	0x0: Channel 0 conversion is not	RW	0x0
	CHANOUVPEND	complete/channel 1 is not enabled	ĽW	UXU
		Ox1: The channel O conversion is completed		

		Write 1 clear 0		
		ADC busy/idle flag		
0	BUSY	0x0: ADC idle	RO	0x0
		0x1: ADC in conversion		

17. 5. 6. ADC_DATAHO

Addr = 0x94 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	DATAOH	Channel O's 12-bit A/D conversion results	RW	0x0
7.0	DATAON	in 8 bits higher	ΚW	UXU

17. 5. 7. ADC_DATALO

Addr = 0x95 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:4	_	-	1	-
3:0	DATAOL	Channel 0's 12-bit A/D conversion result is 4 bits lower	RW	0x0

17. 5. 8. ADC_DATAH1

Addr = 0x96 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:0	DATA1H	Channel 1 of 12 high 8-bit A/D conversion	RW	0x0
	DATATH	results	IVW	UXU

17. 5. 9. ADC_DATAL1

Addr = 0x97 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:4	_	_	1	_
3:0	DATA1L	Channel 1's 12-bit A/D conversion result is	RW	0x0
3.0	DMINIL	4 bits lower	I(II	0.00

17.5.10. ADC_CHS0

Addr = 0x98 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:5	TRGSELO	Hardware trigger source selection 0x0: Select software trigger 0x1: Timer0ov 0x2: Advanced Timer1 Interrupt 0x3: Advanced Timer2 interrupt 0x4: Advanced Timer1 CMPA_ACK 0x5: Advanced Timer1 CMPB_ACK 0x6: Advanced Timer2 CMPA_ACK 0x7: Advanced Timer2 CMPB_ACK	RW	0x0
4:0	CHANSELO	Analog conversion channel selection for channel 0 0x0~0x7 select P00~P07 channel respectively, 0x8~0xD select P10~P15 respectively: 0x0: P00 0x1: P01 0x2: P02 0x3: P03 0x4: P04 0x5: P05	RW	0x1F

0x6: P06
0x7: P07
0x8: reserved
0x9: P11
0xA: P12
0xB: P13
0xC: P14
0xD: P15
OxE: PTAT
0xF: VBG06_ADC
0x10: VCCA 5 partial pressure value
0x11: analog test out
All other codes are not selected/reserved

17.5.11. ADC_CHS1

Addr = 0x99 (SFR)

Bit(s)	Name	Description	R/W	Reset
7:5	TRGSEL1	Hardware trigger source selection 0x0: Select software trigger 0x1: Timer0ov 0x2: Advanced Timer1 Interrupt 0x3: Advanced Timer2 interrupt 0x4: Advanced Timer1 CMPA_ACK 0x5: Advanced Timer1 CMPB_ACK 0x6: Advanced Timer2 CMPA_ACK 0x7: Advanced Timer2 CMPB_ACK	RW	0x0
4:0	CHANSEL1	Analog conversion channel selection for channel 1 0x0~0x7 select P00~P07 channel respectively, 0x8~0xD select P10~P15 respectively:	RW	0x1F

0x0: P00		
0x1: P01		
0x2: P02		
0x3: P03		
0x4: P04		
0x5: P05		
0x6: P06		
0x7: P07	XX	
0x8: reserved		
0x9: P11)	
0xA: P12		
0xB: P13		
0xC: P14		
0xD: P15		
OxE: PTAT		
0xF: VBG06_ADC		
0x10: VCCA 5 partial pressure value		
0x11: analog test out		
All other codes are not selected/reserved		

17.6. Instructions for Using the process

- Configure the ADCPRE of ADC_CFG1 and set the ADC clock frequency division
- Configure ADC_CFGO to enable channel conversion
- Configure ADC_CFG2 to configure the sampling time
- Configure ADC_CHSO/ADC_CHS1 to configure the analog conversion channel and trigger source
- Configure ADC_CFGO to enable the ADC
- Wait 20us (no ADC conversion can be triggered during the waiting period) to trigger the ADC

- Wait for the pending of the corresponding channel in ADC_STA to be
- Conversion result of ADC DATAHO/ADC DATAH1

18. Analog comparator (CMPO/1)

18.1. Features Overview

The comparator features are as follows:

- DACMP mainly includes 2 8 bit flash Dacs, 2 comparators, 1 channel 20mA constant current source output
- The positive end of each comparator can choose two port (AIO) inputs and one PGA input, and the negative end can choose two port (AIO) inputs and DAC inputs. The positive end of comparator 0 also supports threshold short circuit (VCCA-VTH or PAD-VTH) protection input, and comparator 1 supports CCS sampling voltage input
- DAC reference voltage can be selected internal 1.2V reference, output is
 1.2/240* (1~240)
- Built-in 2-channel threshold short circuit protection (optional VCCA-VTH or PO3 PAD-VTH), in which the VTH gear adjustment output voltage can be selected as 80mv/200mv/320mv/480mv
- 1 channel 20mA constant current source output with 6bit calibration accuracy of 2.5%, TYP output range: -40.5~+42%
- Both can support P input pair tube or N input pair end input, support offset voltage calibration of P input tube, calibration step is 2mv under typ, calibration range is -13mv~+13mv

- Support digital filtering, filtering time a total of 32 stalls selection,
 step size of 1 microsecond
- Support digital hysteresis control, hysteresis sampling interval 16 gears are optional, step size 1 microsecond and 16 microsecond optional
- Digital hysteresis voltage can be selected in 1.2/240* (1~240)
- Support offset voltage software adjustment
- The output can be used as the brake trigger signal of enhanced PWM
- Support output change to generate interrupts
- Support for comparator to wake up from sleep state
- Comparator enable can be controlled by internal PWM


18.2. Functional Instructions

18.2.1. Description of digital filter function

Comparator, the logic of digital filter is: simulation of the comparator output change must continue after several cycles, the comparator digital results will change.

After the analog output of the comparator change, internal counter starting from 0 count, count each plus one sample an analog output, until the count to the configuration values (CMPx CON2 [away]) or to find analog comparator output value has changed.

18.2.2. Description of digital hysteresis function



Comparator digital delay implementation approach is: sampling comparator output value, to determine the output is 0 or 1, choose according to judgment changed the DAC input (from CMPx_DHYH and choose a CMPx_DHYL, sampling to 0 select CMPx_DHYL, choose CMPx_DHYH when sampling to 1), so as to achieve the effect of hysteresis.


The hysteresis sampling interval can be configured (CMPx CON3[3:0])

The result of hysteresis sampling can be used as the output of the comparator (CMP_F_SEL[1:0] option)

The hysteresis sampling can choose to acquire the result of the synchronizer or the result of the filter (HYSEL of CMPx CON3)

18.2.3. The comparator can make PWM control

PWM control enabling is mainly applied to scenarios where PWM control power devices is required. When the PWM flip of the power device is controlled, the power supply may fluctuate greatly, and the results of the comparator may be unreliable. Therefore, the results of the comparator will remain unchanged for a period of time after the PWM flip. This period of time is timed by the timer, and the corresponding relationship is as follows:



When using PWM to control the enable mode, the Simple timer needs to turn on the counting mode. The counting period is the length of time that the comparator's result remains unchanged, after which the comparator's digital circuit will sample the analog comparator's result.

18.3. The module block diagram




Figure 18.1 Internal block diagram of a comparator 0 simulation




Figure 18.2 Internal block diagram of comparator 1 simulation

18.4. Pin correspondence table

Table 18-1 List of CMP registers

In	Input side		CMPx_CON1	GPI0
	0/5	[CHPSEL]	[CHNSEL]	
×	CMPO_N[0]	/	0x01	P02
CMP0	CMPO_N[1]	/	0x02	P14
-XEX	CMPO_P[0]	0x01	/	P11
X-Y	CMPO_P[1]	0x02	/	P12
71	CMP1_N[0]	/	0x01	P00
CMP1	CMP1_N[1]	/	0x02	P01
	CMP1_P[0]	0x01	/	P03
	CMP1_P[1]	0x02	/	P13

 $\textbf{Note:} \ \ \textbf{In the table CMPx_CON1 refers to CMP0_CON1 and CMP1_CON1}$

18.5. List of registers

Table 18-2 List of CMP registers

Address	Register Name	Description
0x36 (XSFR)	CMPO_CONO	CMPO configuration O register
0x37 (XSFR)	CMPO_CON1	CMPO configuration 1 register
0x38 (XSFR)	CMP1_CONO	CMP1 configuration 0 register
0x39 (XSFR)	CMP1_CON1	CMP1 configuration 1 register
0x3A (XSFR)	CMP_CON	CMP configuration common register
0x3B (XSFR)	CMP_STA	CMP status register
0x74 (XSFR)	CMPO_CON2	CMPO configuration 2 register
0x75 (XSFR)	CMPO_CON3	CMPO configuration 3 register
0x76 (XSFR)	CMPO_CON4	CMPO configuration 4 register
0x77 (XSFR)	CMPO_DACO	DACO register of CMPO
0x78 (XSFR)	CMPO_DAC1	DAC1 register of CMPO
0x79 (XSFR)	CMP1_CON2	CMP1 configuration 2 register
0x7A (XSFR)	CMP1_CON3	CMP1 configuration 3 register
0x7b (XSFR)	CMP1_CON4	CMP1 configuration 4 register
0x7C (XSFR)	CMP1_DAC0	DACO register of CMP1
0x7D (XSFR)	CMP1_DAC1	DAC1 register of CMP1

18.6. Register details

18.6.1. CMPO_CONO

Addr = 0x36 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:5	CMPINTS	Comparator output results in an interrupt triggering mode control register 0x0: Rising edge 0x1: Falling edge 0x2: Double edge 0x3: High level 0x4: Low level	RW	0x0
4	-	- 2	-	-
3	INVENA	The comparator result is enabled by taking the inverse 0x0: Comparator result is not negated 0x1: The comparator is negated	RW	0x0
2	CMPOUT	Comparison results from the comparator	RO	0x0
1	INTENA	Interrupt the enable signal 0x0: Off 0x1: Open	RW	0x0
0	ENA	Simulation part of the comparator can make Enabling the digital part also needs to be enabled for the comparator to work properly 0x0: Off 0x1: Open	RW	0x0

18.6.2. CMPO_CON1

Addr = 0x37 (XSFR)

Bit(s)	Name	Description	R/W	Reset	
חדר (פ)	Ivalle	Description	1\/ W	Keset	Ĺ

7	VTHVCCEN	VCC short circuit protection threshold input enable signal (VCC -0.08/0.2/0.32/0.48) 0x0: Closed 0x1: Open	RW	0x0
6	VTHPADEN	PAD short circuit protection threshold input enable signal (PAD -0.08/0.2/0.32/0.48) 0x0: Closed 0x1: Open	RW	0x0
5:4	CMPVTHS	The comparator has a built-in threshold selection 0x0: VCC (PAD) -80mv 0 x1: VCC (PAD) - 200 mv 0 x2: VCC (PAD) - 320 mv 0 x3: VCC (PAD) - 480 mv	RW	0x0
3:2	CHPSEL	The comparator is the input channel selection 0 x0: closed 0 x1: CMPO_P < 0 > - > P11 0x2: CMPO_P<1> -> P12 0 x3: VTH_OUT_VCC/VTH_OUT_PAD	RW	0x0
1:0	CHNSEL	Input channel selection at the negative end of the comparator 0x0: Off 0x1: CMPO_N<0> -> P02 0x2: CMPO_N<1> -> P14 0x3: DACO_OUT	RW	0x0

18.6.3. CMPO_CON2

Addr = 0x74 (XSFR)

Bit(s) Name	Description	R/W	Reset
-------------	-------------	-----	-------

7:6	CMPFSEL	Comparator result selection bit 0x0: Comparator outputs the filtered result of the digital filter 0x1: The comparator outputs the result after synchronization 0x2: Comparator output hysteresis sampling result	RW	0x0
5	OUTPUT_EN	Controls whether the comparator result outputs the control bit Ox0: Do not output, the result remains the value it was before turning off output Ox1: Output	RW	0x0
4:0	FILTNUM	Filter clock number Settings The maximum value is 32, and the step size is 1 microsecond, that is, the filter clock frequency is 1M 0x00: Filter for 1 clock cycle 0x01: Filter for 2 clock cycles 0x1F: Filter 32 clock cycles	RW	0x0

18.6.4. CMPO_CON3

Addr = 0x75 (XSFR)

Bit(s)	Name	Description	R/W	Reset
	17	Hysel 4 Select whether the hysteresis signal		
7	HVCEI	goes through the filter	DW	00
7	HYSEL	0x0: The filtered signal	RW	0x0
		Ox1: Sync signal before filtering		
		Comparator digital hysteresis function		
6		enable bit	DW	
	HYSEN	The threshold is controlled through two	RW	0x0
		registers of the DAC		

		0x0: Turn off hysteresis		
		0x1: Turn on hysteresis		
5	CMPENS	Comparator output control selection 0x0: Whether the comparator outputs is determined by OUTPUT_EN 0x1: Whether the comparator outputs is controlled by PWM	RW	0x0
4	HYSRCSEL	Hysteresis count source selection 0x0:1M clock 0x1:64K clock	RW	0x0
3:0	CMPOCOUNTREG	Hysteresis counter to set the hysteresis sampling interval Step sizes of 16 microseconds (64K clock) and 1 microsecond (1M clock) are optional 0x0: Sample 1 cycle apart 0x1: Sample 2 cycles apart 0xF: Sample 16 cycles apart	RW	0x0

18.6.5. CMPO_CON4

Addr = 0x76 (XSFR)

Bit(s)	Name -	Description	R/W	Reset
	X=5	The output of the DAC of comparator 0 tests		
7	DACTSEN[0]	the enable signal	DW	00
'	DACISENTO	0x0: Off	RW	0x0 0x1
, à	<u> </u>	0x1: Open		
X	\$1	Nonly 2 Turn off the P-tube enable		
6	NONLY	0x0: Open the P-tube	RW	0x1
		Ox1: Close the P-tube		
		Short circuit enable		
5	OSSHORT	Short the positive and negative ends of the	RW	0x0
		comparator for comparator calibration		

		0x0: Positive and negative ends are not		
		shorted		
		Ox1: Short the plus and minus ends		
		Ponly 2 Turn off the N-tube enable		
4	PONLY	0x0: Turn N-tube on	RW	0x0
		0x1: Close N-tube		
		Comparator 0 corrects the value	./	
		When the chip is powered on, the factory	XXT.	
3:0	TRIM	calibration value will be filled in	RW	-
		automatically, or the user can fill in the		
		calibration value		

Note: When the common mode voltage (the voltage at both ends of the comparator) is relatively low (less than 1/2VDD), the N tube should be closed and the P tube should be opened. When the common mode voltage is relatively high, the P tube should be closed and the N tube should be opened. If the voltage is between 0 and VCC, the two should be opened at the same time. Note: CMPO only opens P tube by default, CMP1 only opens N tube by default.

18.6.6. CMPO DACO

Addr = 0x77 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:0	CMPO_DACO	The DACO register for comparator 0 If digital hysteresis is not turned on, this register is the input of the built-in DAC of comparator 0. If digital hysteresis is turned on, the input value of DAC is selected between CMPO_DACO and CMPO_DAC1. When the comparison output is 1, CMPO_DACO is selected, and when the comparator output is 0, CMPO_DAC1 is selected Step=5mV, 0x00^0xFO corresponding to the conversion output is 0^1.2V, 0xFO^0xFF conversion output is 1.2V	RW	0x0

18.6.7. CMPO_DAC1

Addr = 0x78 (XSFR)

Bit(s)	Name	Description	R/W	Reset
		The DAC1 register for comparator 0		
		Effective when enabling digital hysteresis		
7:0	CMPO_DAC1	Step=5mV,0x00~0xF0 corresponds to	RW	0x0
		conversion output of 0~1.2V, 0xF0~0xFF		
		conversion output of 1.2V		

18.6.8. CMP1_CONO

Addr = 0x38 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:5	CMPINTS	Comparator output results in an interrupt triggering mode control register 0x0: Rising edge 0x1: Falling edge 0x2: Double edge 0x3: High level 0x4: Low level	RW	0x0
4	- 3//	<u>^</u>	-	-
3	INVENA	The comparator result is enabled by taking the inverse 0x0: Comparator result is not negated 0x1: Comparator result negates	RW	0x0
2	CMPOUT	Comparison results from the comparator	RO	0x0
1	INTENA	Interrupt the enable signal 0x0: Off 0x1: Open	RW	0x0
0	ENA	The analog part of the comparator enabled Enabling the digital part also needs to be	RW	0x0

	enabled for the comparator to work properly	
	0x0: Off	
	0x1: Open	

18.6.9. CMP1_CON1

Addr = 0x39 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:4	_	-	-	-
3:2	CHPSEL	Input channel selection on the positive end of the comparator $0x0: 0ff$ $0x1: CMP1_P<0> -> P03$	RW	0x0
		0 x2: CMP1_P < 1 > - > P13 0x3: CCS_FB		
1:0	CHNSEL	Input channel selection at the negative end of the comparator 0x0: Off 0x1: CMP1_N<0> -> P00 0x2: CMP1_N<1> -> P01 0x3: DACO_OUT	RW	0x0

18.6.10. CMP1_CON2

Addr = 0x79 (XSFR)

	\{-\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			
Bit(s)	Name	Description	R/W	Reset
		Comparator result selection bit		
		0x0: Comparator outputs the filtered result		
7:6	CMPFSEL	of the digital filter	RW	0x0
7.0	CMProcL	0x1: The comparator outputs the result after	ΚW	UXU
		synchronization		
		0x2: Comparator output hysteresis sampling		

		result		
		Controls whether the comparator result		
		outputs the control bit		
5	OUTPUTEN	0x0: Do not output, the result remains the	RW	0x0
		value it was before turning off output		
		0x1: Output		
		Filter clock number Settings		
		The maximum value is 32, and the step size	XXT.)
		is 1 microsecond, that is, the filter clock		
4.0		frequency is 1M	DW	0 0
4:0	FILTNUM	0x00: Filter for 1 clock cycle	RW	0x0
		0x01: Filter for 2 clock cycles		
		0x1F: Filter 32 clock cycles		

18.6.11. CMP1_CON3

Addr = 0x7A (XSFR)

Bit(s)	Name	Description	R/W	Reset
7	HYSEL	Hysel 4 Select whether the hysteresis signal goes through the filter 0x0: The filtered signal 0x1: Sync signal before filtering	RW	0x0
6	HYSEN	Comparator digital hysteresis function enable bit The threshold is controlled through two registers of the DAC 0x0: Turn off hysteresis 0x1: Turn on hysteresis	RW	0x0
5	CMPENS	Comparator output control selection 0x0: Whether the comparator outputs is determined by OUTPUT_EN	RW	0x0

		Ox1: Whether the comparator outputs is controlled by PWM		
4	HYSRCSEL	Hysteresis count source selection 0x0:1M clock 0x1:64K clock	RW	0x0
3:0	CMPOCOUNTREG	Hysteresis counter Used to set the hysteresis sampling interval in steps of 16 microseconds (64K clock) and 1 microsecond (1M clock) optional 0x0: Interval 1 cycle of sampling 0x1: Sample 2 cycles apart OxF: Sample 16 cycles apart	RW	0x0

18.6.12. CMP1_CON4

Addr = 0x7B (XSFR)

Bit(s)	Name	Description	R/W	Reset
7	DACTSEN[1]	The output of the DAC of comparator 1 tests the enable signal 0x0: Off 0x1: Open	RW	0x0
6	NONLY	Nonly 2 Turn off the P-tube enable 0x0: Open the P-tube 0x1: Close the P-tube	RW	0x0
5	OSSHORT	Short circuit enable Short the positive and negative ends of the comparator for comparator calibration 0x0: Do not short the positive and negative ends 0x1: Short the plus and minus ends	RW	0x0
4	PONLY	Ponly 2 Turn off the N-tube enable 0x0: Turn N-tube on	RW	0x1

		0x1: Close N-tube		
		Comparator 0 corrects the value		
		When the chip is powered on, the factory		
3:0	TRIM	calibration value will be filled in	RW	-
		automatically, or the user can fill in the		
		calibration value		

Note: When the common mode voltage (the voltage at both ends of the comparator) is relatively low (less than 1/2VDD), the N tube should be closed and the P tube should be opened. When the common mode voltage is relatively high, the P tube should be closed and the N tube should be opened. If the voltage is between 0 and VCC, the two should be opened at the same time. Note: CMPO only opens P tube by default, CMP1 only opens N tube by default.

18. 6. 13. CMP1_DACO

Addr = 0x7C (XSFR)

Bit(s)	Name	Description	R/W	Reset
		The DACO register for comparator 0		
		If digital hysteresis is not turned on, this		
		register is the input of the built-in DAC of	RW	
		comparator 1. If digital hysteresis is		
	CMPO_DACO	turned on, the input value of DAC is selected		
7:0		between CMP1_DACO and CMP1_DAC1. When the		0x0
7.0		comparison output is 1, CMP1_DACO is		UXU
		selected, and when the comparator output is		
	*	O, CMP1_DAC1 is selected		
	-123	Step=5mV, $0x00^{\circ}0xF0$ corresponding to the		
		conversion output is 0~1.2V, 0xF0~0xFF		
3		conversion output is 1.2V		

18. 6. 14. CMP1_DAC1

Addr = 0x7D (XSFR)

Bit(s) Name Description	R/W	Reset
-------------------------	-----	-------

		The DAC1 register for comparator 1		
		Effective when enabling digital hysteresis		
7:0	CMPO_DAC1	Step=5mV, 0x00~0xF0 corresponds to	RW	0x0
		conversion output of 0~1.2V, 0xF0~0xFF		
		conversion output of 1.2V		

18.6.15. CMP_CON

Addr = 0x3A (XSFR)

Bit(s)	Name	Description	R/W	Reset
7	REFEN	The reference voltage of the comparator refers to the current enable signal $0x0$: 0ff $0x1$: 0pen	RW	0x0
6	CCSEN	Enabling signal for constant current source 0x0: Off 0x1: Open	RW	0x0
5:0	TRIMIB	Constant current source current regulation signal (step=2.5%) 0x00:11.8 mA 0x0F: 20mA 0x1F: 28.4mA	RW	0x0

18. 6. 16. CMP_STA

Addr = 0x3B (XSFR)

Bit(s)	Name	Description	R/W	Reset
		Comparator 1 Digital signal wakeup enabled		
7	CMP1WKUPEN	Used to wake up CPU	RW	0x0
		0x0: Off		

		0x1: Open		
6	CMPOWKUPEN	Comparator O digital signal wakeup enabled Used to wake up the CPU 0x0: Off 0x1: Open	RW	0x0
5	CMP1ANAINVEN	Comparator 1 simulates WAKEUP negation 0x0: Do not negate 0x1: Take the negation	RW	0x0
4	CMPOANAINVEN	Comparator O simulates WAKEUP negation 0x0: No negation 0x1: Take the negation	RW	0x0
3	CMP1ANAWKP	Comparator 1 Analog signal WAKEUP enabled Used to wake up the CPU 0x0: Off 0x1: Open	RW	0x0
2	CMPOANAWKP	Comparator 0 emulated signal WAKEUP enabled Used to wake up the CPU 0x0: Off 0x1: Open	RW	0x0
1	CMP1PNDCLR	Comparator 1 Interrupt flag bit Write 1 to clear	RW	0x0
0	CMPOPNDCLR	Comparator 0 interrupt flag bit Write 1 to clear	RW	0x0

19. I2C module

19.1. Feature Overview

I2C module features special:

- ullet Support host mode and slave mode
- Support for host arbitration

19.2. Feature Description

In the definition of I2C protocol, there are four working modes: host send, host receive, slave send, slave receive. There is also broadcast mode, which works in a similar way to host send.

19.2.1. Host send

In host send mode, the host should provide a clock. You can enter host mode by setting STA (I2CCON. 5) register to 1. When the module detects that the bus is idle, it will send a start bit. When the start bit is successfully sent (the clock is kept high and the data line is pulled low), the SI register will be set to 1 and the status code (I2STAT) will be set to 08H. The software should then write the slave address and write command (SLA+W) to I2DAT. Next the SI bit should be zeroed out by the software, triggering the sending of the SLA+W.

When the SLA+W is successfully sent and an ACK is returned from the device, the SI is set again, and the I2STAT is now 18H. At this point, proceed to the next step as needed.




Figure 19.1 I2C host send flow diagram

19.2.2. Host receive

In the host receiving mode, the start bit is sent as the host sending mode, except that the data written to I2DAT becomes (SLA+R), and the SI will be set after successful transmission and ACK reception. At this time, the I2STAT value is 40H.




Figure 19.2 I2C host receiving flow chart

19.2.3. Slave receiver

In the slave receiving mode, the slave address of the module to be set should be written into I2ADDR before the transmission starts, and the AA register should be set to 1. Only after the AA register is set to 1, the module will reply ACK after receiving the local address.




Figure 19.3 Flowchart of I2C slave reception

19.2.4. Slave send




Figure 19.4 I2C send from slave flow chart

19.2.5. Broadcast mode




Figure 19.5 I2C broadcast mode flowchart

19.3. List of registers

Table 19.1 List of IIC registers

Address	Register Name	Description
0x70 (XSFR)	I2CO_CON	I2C control register
0x71 (XSFR)	I2CO_DATA	I2C data register
0x72 (XSFR)	I2CO_ADR	I2C address register
0x73 (XSFR)	I2CO_STA	I2C status register

19.4. Register details

19.4.1. I2CO_CON

Addr = 0x70 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7	ENS1	IIC enable bit 0x0: "sdao" and "sclo" output 1 and ignore "sdai" and "scli" inputs 0x1: Enable the iic module	RW	0x0
6	STA	IIC start bit 0x0: No operation 0x1: Checks the iic bus and sends a start bit if the bus is idle and the module is in host mode	RW	0x0
5	STO	The IIC stop bit 0x0: No operation 0x1: When the module is in host mode, a stop bit is sent	RW	0x0
4	SICLR	SI clear bit Write 1 to clear SI, read constant to 0	WO	0x0
3	AA	 IIC reply control bit 0x0: NACK is sent when the following occurs • lbyte is received in host receive mode • lbyte is received in slave receiving mode 0x1: Send ACK when the following occurs • Receive the local slave address • Receive the broadcast address with the broadcast address bit enabled • lbyte is received in the case of host reception 	RW	0x0

		lbyte is received in the case of slave		
		reception		
		Baud rate control bit		
		The I2C baud rate is calculated from the		
		following formula :baud(kHz)=		
		sysclk/x, where the value of x is determined		
		by the CR register, are:	./	
		0x00:256	KYZ.	
		0x01:224		
2:0	CR	0x02:160	RW	0x0
2.0	CK	0x03:80	KW	UXU
		0x04:1024		
		0x05:120		
		0x06:60		
		0x07: When CR is set to 0x07, the baud rate		
		is determined by the pwm frequency of TimerO		
		and is calculated as the pwm frequency of		
		TimerO divided by 8		

19. 4.	19. 4. 2. I2CO_STA					
Addr =	0x73 (XSFR)	Description	R/W	Reset		
7:3	STA	Module status flag bit	RO	0x1F		
2	SI	SI flag bit All but the f8H state will set the SI, and SI_CLR writes 1 and reads DATA will clear the SI	RO	0x0		
1	INT	Interrupt flag bit When interrupt is enabled, set with SI	RO	0x0		
0	INTEN	Interrupt the enable bit	RW	0x0		

19.4.3. I2CO_ADR

Addr = 0x72 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:1	ADR	Adrs for this module	RW	0x0
0	GC	Broadcast address control bits	RW	0x0
		0x0: Ignore broadcast address		
		0x1: Respond to broadcast address		

19.4.4. I2CO_DATA

Addr = 0x71 (XSFR)

Bit(s)	Name	Description	R/W	Reset
7:0	DAT	The data register	RW	0x0

19.5. Instructions for using the process